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Sommario
In questo lavoro viene presentata, progettata e testata una topologia circuitale per
un caricabatterie DC off-board. Si prevede che sarà in grado di combattere l’ansia
da autonomia riducendo significativamente gli attuali tempi di ricarica delle auto
elettriche fino a 15-20 minuti, mantenendo contemporaneamente bassi costi di pro-
duzione, funzionamento e manutenzione. Il caricabatterie è composto da due stadi
di potenza principali, i convertitori AC/DC e DC/DC. Al fine di mantenere i costi
più bassi possibili, entrambe le parti sono progettate utilizzando topologie paral-
lelizzate ed organizzate utilizzando gli stessi moduli trifase a due livelli accoppiati
tramite induttori. Questa architettura consente di utilizzare i classici moduli trifase
industriali sfruttando i vantaggi garantiti dalla produzione in serie e consentendo
allo stesso tempo un’espansione senza sforzo grazie alla sua intrinseca modularità.
Grazie alle connessioni interlacciate, è possibile raggiungere un’alta efficienza dis-
tribuendo simmetricamente corrente e potenza tra i rami. Inoltre, questa topologia
può gestire flussi di potenza bidirezionali e potrebbe essere utilizzata per operare
in entrambe le modalità Grid to Vehicle (G2V) e Vehicle to Grid (V2G). Al fine di
ridurre le dimensioni e i costi dei componenti reattivi, viene sviluppata una strate-
gia di controllo in grado di mantenere un ripple di corrente teoricamente nullo in
qualsiasi condizione operativa. L’architettura del caricatore proposta utilizza un
BUS AC di ingresso seguito da uno stadio raddrizzatore attivo. Una strategia di
minimizzazione del ripple agisce sulla tensione variabile del BUS DC in accordo con
il duty cycle del chopper mantenendo nullo il ripple di corrente. Nel frattempo, lo
stadio DC/DC fornisce la corrente di uscita richiesta. Questa strategia coinvolge
l’AC/DC con i compiti di regolare il livello di tensione del DC BUS e correggere
il fattore di potenza in ingresso. Viene utilizzato un sistema di controllo model-
based in grado di assicurare che la corrente di ogni ramo segua un riferimento di
corrente medio. Attraverso una rete di ribilanciamento gli sbilanciamenti di cor-
rente vengono attivamente compensati. Le simulazioni vengono eseguite utilizzando
l’ambiente MATLAB Simulink e convalidate attraverso misurazioni in laboratorio
su un prototipo dimensionato su scala ridotta di potenza.
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Abstract
In this work, a DC off-board fast battery charger topology is presented, designed,
and tested. It is expected to be able to fight the range anxiety by significantly
diminish the EVs’ charging times up to 15-20 minutes, meanwhile keeping low man-
ufacturing, Operation and Maintenance (O&M) costs. The charger is made out of
two main power stages the AC/DC and DC/DC converters. In order to keep the
costs lower as possible, both parts are designed using interleaved topologies orga-
nized by using the same two-level three-phase modules coupled through reactors.
This architecture allows to use the already well-known industrial three-phase mod-
ules taking advantage of the benefits guaranteed by mass production and at the
same time permitting an effortless expansion thanks to its modularity. Thanks to
the interleaved connections, it is possible to reach a high efficiency by distributing
current and power evenly among the legs. Furthermore, this topology can handle
bidirectional power flows, and it might be used for operating in both Grid to Vehicle
(G2V) and Vehicle to Grid (V2G) modalities. In order to reduce the dimensions,
and the costs of the filters, a control strategy able to keep a zero current ripple at
any operative condition is developed. The proposed charger architecture uses an
AC input BUS followed by an active rectifier stage. A ripple-free strategy acts on
the variable DC BUS voltage according to the chopper duty cycle keeping the cur-
rent ripple null. Meanwhile, DC/DC provides the requested output current. This
strategy involves the AC/DC with the tasks to regulate the DC BUS voltage level
and correcting the input power factor. A model-based control system ensures that
every leg’s current follows an average current reference signal. Legs’ currents are ac-
tively rebalanced throughout a current rebalancing network. Finally, the simulation
results are carried out trough MATLAB Simulink and validated with laboratory
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The highly globalized society heavily underpins on transport systems. They are
directly involved in the creation of market value, and their relevance in the Gross
Domestic Product (GDP) computation has increased in the last decades. Transport
improves the standard of life and rate of employment thanks on its capability to
connect people, goods, and services. However, it has adverse effects on the environ-
ment, climate, and human health. In order to attenuate these drawbacks, a green
shift towards decarbonized transport systems is necessary.
Although Europe managed to obtain a generally noticeable Greenhouse Gasses
(GHGs) emissions reduction, the transport systems sector is still responsible for a
quarter of them. Furthermore, it can be directly linked to the deteriorated urban
areas quality of air that often does not meet standards set by European Union (EU),
World Health Organization (WHO), and Environmental Protection Agency (EPA)
[1].
Institutions and governments are setting multiple future targets to reduce an-
thropological environmental impacts. In the last decades, multiple worldwide orga-
nizations have faced this problem. United Nations (UN) Intergovernmental Panel
on Climate Change (IPCC) throughout, United Nations Framework Convention on
Climate Change (UNFCCC) have produced famous legally binding treaties like the
Kyoto Protocol and Paris Agreement. EU’s overall goal is to reduce by 85-90% GHG
emissions by 2050. A gradual reduction pattern able to provide relevant outcomes
without giving up current economic growth rates has been studied.
Firstly, throughout Horizon 2020 and NER300 financing programs, research and
innovation are being carried out in fields like transports and low-carbon projects.
Carbon dioxide removing technologies such as Land Use, Land-Use Change, and
Forestry (LULUCF) and Carbon Capture and Storage (CCS) have been funded
with about 2 billion euro. The 2020 main targets are to cut GHG emissions by 20%
(compared to 1990 levels), having 20% of the produced energy using Renewable
Energy Sources (RES) and increase by 20% the overall energy efficiency.
Secondly, in the 2030 climate-energy framework, previously cited data are ex-
pected to reach 40%, 32% and 32.5% for GHG emissions cuts, RES share, and energy
efficiency improvement, respectively.
Finally, Europe plans to become the world’s first major economy to go climate-
neutral by 2050 [2]. In [3] European Commission (EC) have set 10 goals for reaching
the 60% transport GHG emission reduction benchmark. Among them, the first goal
explicitly referred to new sustainable propulsion systems able to reduce to the half
the use of Internal Combustion Engine Vehicles (ICEVs) in urban transport by
2030, phase them out in cities by 2050 and lastly achieve essentially carbon-free
city logistics in major urban centers by 2030. Achieving these commitments require
complete decarbonization of the passenger car fleet by 2050. Meanwhile, the more
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ambitious COP21 that have stipulated the Paris Agreement demands a complete
decarbonization of transport to limit temperature rises to 1.5℃.
It is then apparent how a relevant part of the planned GHGs emissions reduction
is expected to come from newer and cleaner road transports technologies. Transport
is the only primary sector having increased its environmental impact since 1990, and
a considerable effort is therefore necessary. For this reason, more efficient ICEVs are
unlikely to be sufficiently compelling to achieve previously cited targets. EV is one
of the most promising ways of moving toward a more sustainable transport system
[1]. Although replacing ICEVs with EVs is not enough, the CO2 emissions reduction
strongly depends on the mix of primary energy sources used to generate electricity.
As relevant, the RES component is as powerful the CO2 reduction could be.
As aforementioned, EVs are expected to be a key component of the future mo-
bility system. Moreover, cars are much easier to decarbonize if compared to other
vehicle types. The market is entering a more mature stage, and comparisons at least
between Alternative Fueled (AF) vehicles can be made. As visible in Figure 1, since
2016, electricity-powered vehicles have constantly outperformed gas-based solutions
(Compressed Natural Gas (CNG) and Liquefied Petroleum Gas (LPG)) in terms
of European new registrations AF market share. Battery Electric Vehicles (BEVs)
and Plug-in Hybrid Electric Vehicles (PHEVs) comprised both around 1.2% of the
new car registrations in 2018. Moreover, BEVs are expected to roughly double 2019
PHEVs’ new registrations with respectively 1.9% and 1%. Fuel Cell Electric Vehicles
(FCEVs) have not reached yet a satisfying Technology Readiness Level (TRL) for
being widely distributed in the market. Previously stated selling considerations are
performed using European Alternative Fuels Observatory (EAFO)1 data.
Figure 1: AF vehicles new registrations market share
Although forecasts are still unreliable most of the financial surveyors and analysts
agree that break-even point between ICEVs and BEVs purchase cost should be
met during the mid-2020s, with Total Cost of Ownership (TCO) lagging from two
to four years [4]. The sales parity should be reached around 2037, and in 2040,




30% of the global fleet could be electric. Prices and diffusion of Zero-Emissions
Vehicles (ZEVs) are strictly correlated with charging infrastructure diffusion. In
the next decade, a relevant acceleration in BEVs diffusion is expected. However,
if a comparable acceleration does not involve charging points diffusion, a relevant
slow down is expected to happen during the early 2030s. Customers able to take
advantage of overnight home charge are expected to be the first ongoing electric, a
second customers wave is expected as soon as a reliable charging network is available.
Furthermore, the current selling trend of hybrid solutions could gradually fade and
become a negligible fraction of BEVs sales.
Many barriers to electric vehicles are incrementally being overcome. Batteries cost
is falling, it is reaching the industrial target of 100$/kWh and in 2030 is expected to
halve current prices and stabilize around 70$/kWh. This prices evolution is helping
on addressing the initial cost barrier and driving to greater battery sizes. Overall
the average range availability has more than doubled its value from the 160km of
2010 to about 400km of 2019. The increasing availability of electric vehicle models is
attracting more prospective vehicle owners. However, the development of sufficient
charging networks, is still a work in progress. Although the regular overnight home
charging constitutes one of the great advantages of electric automotive technology,
it does not fulfill every charging needs, and a mix of workplace charging, public
charging, and fast charging is indispensable [5]. As described above, BEVs offer
relevant opportunities to reduce GHGs and local air pollution, especially in the “in-
use” phase of vehicle life. However, considering the whole Life Cycle Assessment
(LCA) of an EV, there is the possibility to increase impacts in other areas such
as human toxicity and ecosystem impacts. Focusing on vehicle design, the battery
pack constitutes the most environment impacting part of the vehicle. Customers’
expectations might be a key factor for future battery development. Larger batteries
provide greater energy leading to a reduction of users’ “cruising range anxiety”.
However, larger batteries require a higher quantity of raw materials and greater
manufacturing energy resulting in greater environmental impacts. Furthermore,
the extra weight also leads to a bigger energy requirement during BEVs usage.
Those impacts cross the life cycle could be minimized if the automotive industry is
encouraged to propose vehicles with modest ranges and batteries sizing but able to
fully charge in a few minutes.
A huge effort is put on research around the feasibility of BEV batteries playing an
active role in the electricity grid, to store excess renewable power and provide grid-
stabilizing services. These services are commonly described under umbrella terms
such as Vehicle to Grid (V2G), Vehicle for Grid (V4G) and Vehicle to Home (V2H).
In order to take advantage of the relevant energy stored inside BEVs, more ductile
converters topologies able to withstand bidirectional power flows are necessary.
The aforementioned regulatory and design constraints must be balanced with wide
charging networks with an appropriate number of outlet per stations and charging
settings.
Usage statistics have pointed out how fast-charging stations play a key role
thanks to their ability to guarantee excellent distance coverage and the broad charg-












Figure 2: Possible scenarios of BEV over FC ratio in different BEVs’ penetration
stages
journey charging but also as a substitute for the home and the slower public charg-
ing. During the early market (green line in Figure 2), more fast chargers (FCs) per
vehicle are needed to obtain sufficient geographic coverage, regardless on the market
stage. As the market develops (blue line in Figure 2), less FCs per vehicle are needed
as utilization increases. In a market scenario where FCs are employed for extension
range only (red line in Figure 2), fast charging Electric Vehicle Supply Equipment
(EVSE) are expected to have a marginal relevance if compared with the previously
cited scenarios once the market have reached a considerable expansion. On the other
hand, only a limited range of models are already able to take advantage of the full
available power. An economically speaking feasible way for achieving these targets
is to implement low cost and modular convert topologies able to guarantee a wide
multi-column stations diffusion and aposteriori power scaling capability. Moreover,
a discrete fast charging power deploying by mean modules based paradigm permits
to effectively response to the different market stimulations in terms of FCs’ diffusion
and absolute power capability. Charging infrastructure is the most significant long-
term challenge for EV, and comprehensive, user-friendly urban and long-distance
fast-charging stations are a precondition to the growth of the market.
When new technologies start to grow multiple standards appear on the market.
Every Operation and Maintenance (O&M) try to impose its own standard in order
to gain market share and customers loyalty. For what it concerns EV standards,
two main areas should be considered, charging plugs and charging levels standards.
When it comes to speak about charging plugs, there are mainly four main stan-
dards, each of one well settled in a particular market and geographical area. More-
over, depending on what kind of charging is carried out, plugs can carry AC or
DC for respectively onboard and offboard chargers. In this thesis, offboard DC fast
charging is considered. Combined Charging System (CCS) type 2 (also known as
Combo 2) (Figure 3c) has been introduced as a common DC charging plug for all
the European market. It shares most of the connection available in the AC Type 2
connector. However, it adds two power pins able to carry DC. Similarly, CCS type
1 (Figure 3d) is mainly employed in the North America market. One of the most
9
INTRODUCTION
used standard is the Chinese Guobiao Standard (GB/T) (Figure 3b) charging plug
that shares most of the features present in other standards [6]. One of the oldest DC
charging plug is the so-called CHArge de MOve (CHAdeMO). It is mainly employed
in the Japanese market, although, it has initially diffused in North America and
Europe it is rapidly being overcome from CCS standards. All the connectors have
in common the presence of power connectors and a communication link between
the offboard power converter and the internal Battery Management System (BMS).
Tesla motors have introduced in the North America market a property standard
able to carry DC power over a regular Type 1 AC plug. Most of them have been de-
scribed inside IEC 62196 and SAE J1772 standards [7], [8]. In Table 1, DC charging
plug features are collected.
Table 1: DC charging plugs standards
Denomination Region Typical power Maximum power Standard
CHAdeMO Japan 50kW 400kW IEC 62196
CCS Type 1 America 50kW 400kW IEC 62196
CCS Type 2 Europe 50kW 400kW IEC 62196
GB/T China 50kW 240kW GB/T 20234
Tesla America 125kW 145kW Proprietary
For what it concerns charging power, multiple denominations have been intro-
duced during the time. A first classification based on the power rating is known
as charging level. Level 1 is considered the slowest charging rate, and it is usually
employed in nations where the grid phase voltage is 120V AC for no more than
11kW. Level 2, is considerably faster than Level 1 because able to reach 22kW , it
employs AC 230V grids. The charging rate considered in this thesis is Level 3 (also
known as Fast Charging). It employs DC voltages up to 1000V and powers than
start from 50kW and reaches 400kW in the latest installations.
(a) CHAdeMO (b) GB/T (c) CCS Type 2 (d) CCS Type 1
Figure 3: DC charging plugs
Depending on what type of connection and on the safety devices used, charging
modes are defined. Mode 1 does not require any protection device or communi-
cation channel between EV and charger. Mode 2, it employs a communicating
channel called pilot function, and a protective circuit breaker is required. Mode 3
differs from Mode 2 for the requirement to have one cable terminal hardwired to the
EVSE. Moreover, Mode 4 adds a continuous bidirectional communication between
EV’s BMS and the EVSE. This communication can be made throughout different
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technologies depending on what plug is used. For instance, CCS and CHAdeMO
plugs, respectively employ Power Line Communication (PLC) and Controller Area
Network (CAN) bus.
Overall, EVSEs equipped with modular highly standardizes bidirectional modules
are expected to be one of the key part in the transport electrification in the near
future. Moreover, power converters are expected to successfully follow market and
political scenarios. Charging power availability must be tuned according to the EV
diffusion. Generally, charging times should be guarantee as lower as possible, ensur-
ing an EVs charging experience more similar to the common ICEVs refueling. For
the above mentioned reasons, a battery charger topology able to ensure modularity,




Many converter topologies and modulation strategies have been introduced in the
literature. Speaking about inverters (DC/AC converters), most of the research ac-
tivities are oriented to the multilevel topologies such as Neutral Point Clamped
(NPC) [9], [10], Level Doubling Network (LDN) [11], Modular Multi-level Converter
(MMC) [12], Flying Capacitor (FC) and cascaded H-bridge [13]. Despite the im-
provement of the performances in terms of harmonic content and ripple amplitude of
the output current and voltage, they all require more components if compared with
the standard two-level three-phase converter. In the field of rectifiers, the academic
interest has passed from passive diodes-based solutions like 6 and 12 pulses rectifiers
to active rectifiers, based on power switches solutions such as Vienna [14], Swiss [15],
[16], and Totem Pole rectifier (also simply known in literature as Active Rectifier
(AR)) [17], [18]. However, it can be seen that by considering a three-phase system
the Totem Pole topology becomes like a three-phase inverter used in the opposite
direction, having also a Power Factor Correction (PFC) capability. Concerning bidi-
rectional DC/DC voltage lowering stage, the most widely studied topology is the
synchronous buck converter and its multi-phase version called synchronous multi-
phase Buck Converter (BC) [18]. It can be noticed that if the number of considered
phases is set to three the topology coincides to three full legs with the poles coupled
with an interleaved connection. It can be then concluded how every power stage
(regardless if it is an active rectifier, inverter or chopper) can be implemented by
means of two-level three-phase modules with the connections properly handled in
order to achieve the desired tasks (Figure 1.1). Despite it is not the best solution
when speaking about harmonics and ripple amplitude, it can be certainly concluded
that it constitutes the most standardized solution among all the proposed topologies
presented in the literature.
By mean of a proper routing of these simple blocks, it is possible achieving im-
provements in terms of ripple and efficiency. Interleaved configurations are one of
the most suitable topologies for charging EVs since they are able to ensure modu-
lar design approaches. The best performances can be achieved for level 4 DC fast
charging rates thanks to the possibility to evenly share the great involved power.
As visible in Table 1.1, most of the EVSE power electronic producers have cur-
rently in their portfolio at least one series of products that implements somehow the
modularity paradigm explained before [19]–[24].
It is possible to make either AC/DC and DC/DC based on multiple standardized
bidirectional two-level three-phase block (Figure 1.1). Interleaved version of AR and
12
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Table 1.1: Overview of DC modular fast charger commercially available
Producer Denomination Base unit Power module Available ratings
ABB Terra HP N/A 175kW 175/350kW
Watt&Well BMPU-11 11kW N/A 150/300kW
Alpitronic Hypercharger N/A 75kW 75/150/225/300kW
ChargePoint Express Plus 31.25kW 156kW 156/312/468/500kW
Signet FC100K N/A N/A 50/100kW
Efacec HV175 N/A 163kW 163/326kW
BTC Power HPCT N/A 50kW 100/150/200kW
Tesla Supercharger 11.5kW N/A 120/150kW
the BBC are know respectively as Interleaved Active Rectifier (IAR) and Interleaved
Buck Converter (IBC). The main idea is to share current equally (and therefore
power) on multiple legs, regardless of what task the block is doing (AC/DC or
DC/DC operations) and on the power flow direction. This inherent capability to
carry bidirectional power flows makes it particularly suitable for storage management










Figure 1.1: Two-level three-phase base block
In order to share current that usually would flow into a single leg among multiple
legs is necessary to interleave them using properly sized reactors (visible in Figure
1.1 as L) [25]–[27].
1.1 Back to Back AC/DC Interleaved Converter
The interleaving fast charger topology shown in Figure 1.2 is considered in this
thesis. It must respect all the design and economic constraints mentioned before.
The proposed topology can be connected to a low voltage grid and provide an output
voltage range suitable for battery charging purposes.
Firstly, a modular configuration able to use the same block of Figure 1.1 in
both AC and DC side has to be considered. Thanks to this technical solution it
facilitates a future power scaling by simply stacking more blocks in parallel to the
13
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Table 1.2: Proposed system parameters
Parameter Symbol Value Unit
Rated power P 150 kW
Base block rated power Pb 50 kW
Number of block per side Ms 3
Total number of block M 6
Number of legs per base block Nb 3
Number of legs per side N 9
Line to line RMS voltage Vg 400 V
Grid frequency f 50 Hz
Maximum DC link voltage VDCM 800 V
Minimum DC link voltage VDCm 600 V
Maximum output voltage VoM 800 V
Minimum output voltage Vom 200 V
Switching frequency fsw 16 kHz
Reactors inductance L 0.5 mH
Reactors resistance R 20 mΩ
DC link capacitance C 1 mF
already present one without oversizing the system and keeping initial deployment
cost as lower as possible. A further benefit is the possibility to operate with a
smaller power rating in case of faults or programmed maintenance. It is possible to
freely keep out blocks without shutting completely down the converter. Underload
conditions can be avoided implementing the classic, N + 1 redundancy. Overall, the
system becomes more fault resilient and at the same time "low cost".
Secondly, each module is a replica of the others. Moreover, the three-phase
two-level module is by far the most common power block thanks to its broad com-
mercialization and ductility. These considerations ensure to take advantage of mass
production economic benefits keeping production and therefore replacement and ex-
pansion costs as small as possible. Despite being "low cost" blocks, they have reached
a high level of standardization and can ensure optimization in terms of Electromag-
netic Interference (EMI) [28], [29], thermal layout, protection devices, and driving
units.
Finally, this redundancy adds a further degree of freedom on the firing timing
of each leg. Thanks to proper handling of the driving signal, it is possible to au-
tomatically reduce ripple in every part of the converter (I/O currents and DC link
voltage) [30]–[35]. Reactive components sizing constraints are therefore less strict
and in general, smaller components are needed. Inductors and capacitors are usually
the bulkier components in a power converter. It is then possible space and weight
saving leading to a more efficient room utilization. When it comes to speak about
bus DC capacitor, it is known that ripple is one of the most degrading agent in
electrolytic capacitors [36], [37].
In this thesis a symmetrical scheme (Figure 1.2) with nine legs and therefore
three blocks for either the AR/inverter stage and the chopper has been developed.
14
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Figure 1.2: Battery charger topology
In Table 1.2 design parameters are summarized.
1.1.1 Active Rectifier Power Stage
As visible in Figure 1.3 the AC/DC stage (suitable for both active rectifier and
inverter purposes) takes advantage of three legs per phase. As explained above the
power can be evenly shared among them, making therefore possible using small size
low-cost power switches. As shown in [33], [35], [38], DC link and input current
ripple decrease when each leg of each phase is driven by mean of uniformly shifted
carriers (Figure 1.4) [18], [39]–[42]. In each power block, there are Nb carriers, and
each one has been shifted by tsw/Nb. When it comes to speak about the modulating
Figure 1.3: Interleaved active rectifier topology
signal generation it is necessary to operate on a synchronous framework able to
take into account the parallelized design property of each phase. Despite what it
has been done in section 1.2.2, inductors’ ohmic component has been taken into
account. For the sake of completeness, a generic analysis on Nb legs is carried out.
15
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Figure 1.4: Drawing that shows Nb = 3 shifted carriers (c1, c2, and c3) and a generic
modulating signal mk (SPWM)
As visible in Figure 1.5 each phase leg can be averaged on a switching period leading
the whole phase power block to a simplified single branch equivalent system (Figure
1.6) [43]. The resultant system is equivalent to a standard two-level inverter driven
with a switching frequency Nb-fold times higher (same finding shown in 1.2.2) and
equivalent line parameter Nb times lower (Figure 1.7). An equivalent circuit based























Figure 1.5: Generic phase block legs averaged on a switching period
Driving PWM signals generation is not done having as a primary task the pole
voltages generation but the DC link voltage stabilization. For the sake of simplicity,
conduction and commutation losses are neglected. As visible in Figure 1.7, ca-
pacitor’s current depends on either load (iIBC) and line currents (by mean of iDC).



























Figure 1.7: Equivalent three phase inverter
each leg inside the same power block is driven using the same modulating signal. It
is then possible consider each pole voltage equal if averaged on a switching period
tsw. Therefore it is possible state that:
vk = vk1 = vk2 = vk3 = vkp (1.2)
Being vk = mkVDC , (1.2) can be rewritten as:
mk = mk1 = mk2 = mk3 (1.3)









vkik = VDCiDC = VDC(iC + iIBC) = PC + PIBC (1.4)
deviding each term by VDC :
c∑
k=a
mkik = iDC = iC + iIBC (1.5)
where vkp are pole voltages, vk phase block equivalent pole voltages, ik line currents
and ikp legs currents. Moreover, mk blocks’ duty cycle, VDC bus DC voltage, iC
capacitor’s current and finally iIBC buck power stage input current. Letters k and
p are respectively referring to phases denomination a, b and c and legs numbering
1, 2 and 3.
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Instead of finding a proper PWM able to generate iDC , the control criteria is to
keep constant (on a switching period base) VDC . Having a constant DC link voltage














Condition (1.6) ensures the maximum transfer of power between IAR and IBC.
Neglecting losses it can be written as:
PIAR = PIBC (1.7)
Voltage Oriented Control
The actual control is carried out on a synchronous system (Park’s framework) [44]–
[46]. However, to compute needed space vectors, an equivalent circuit for each
phase is necessary. Taking advantage of (1.2) it is possible to replace each leg pole
voltage with an independent voltage source equal to vk. In this way, one could
immediately see that each phase power block can be decoupled from the others.
Indeed, following statements refer to a generic power block (Nb legs) of the generic
phase k. Furthermore, being the front end side of the AR operating on a sinusoidal


















Figure 1.8: System in the Steinmetz domain





Figure 1.9: Thèvenin equivalent circuit
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= R + jωL
Nb
= R′ + jωL′ (1.9)
That is like have a standard three-phase AR with Z ′ = Z/3, L′ = L/3 and
R′ = R/3. It must be noticed how (1.8) provides the same equality of (1.3).
Having depicted the whole AC/DC as in Figure 1.7 makes possible use it in the
same way as it would have been an inverter. Indeed, in order to keep VDC constant,
a three-phase set of sinusoidal voltages is computed.
By means of space vector representation, it is possible to represent the three
phases quantities as vectors. Starting from (1.10), it is possible firslty get (1.11) in






3 ik(t) = L
′dik(t)
dt +R










′I +R′I = Vg − V (1.12)
It is possible project (1.12) into the d and q axis, respectively real and imaginary








′Id +R′Iq = Vgq − Vq (1.14)
it must be pointed out that if the d-axis takes as reference the grid voltage space
vector happens that Vgkq = 0 and therefore |Vgk| = Vgkd. Introducing internal
voltages ud, and uq.
ud = L′
dId
dt = Vgd + ωL
′Iq −R′Id − Vd (1.15)
uq = L′
dIq
dt = Vgq − ωL
′Id −R′Iq − Vq (1.16)
In steady state both internal voltages are equal to zero. Neglecting voltage drop on










Vg ≈ jωL′I + V (1.19)
Complex relation (1.19) has been drawn in Figures 1.10 and 1.11 rispectivelly as
vector diagram and equivalent circuit. Having defined an equivalent circuit with new
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Figure 1.11: Park’s framework equivalent circuits for either phases (left) and legs
(right) quantities
variables (R′ and L′) does not provide any change on the voltage vector diagram.
Moreover, writing line equations referring to each p leg (employing L, using (1.2)
and setting Ikp = Ik/3) shows the equivalence between (1.20) and (1.19). In Figure
1.12 both voltage diagrams are depicted.
Vg ≈ jωLIp + Vp = 3
jωL′I
3 + Vp = jωL
′I + V (1.20)
In order to rebalance VDC voltage is necessary to drain a proper amount of grid
active power. Since no reactive power is involved, it is preferable having an unitary
input power factor. It is possible to demonstrate that active power Pg and reactive
power Qg are respectively proportional to Id and Iq. Following what state above,
the reference value I∗q is set to zero. Meanwhile, I∗d is generated with the task to
provide the desired V ∗DC . In Figure 1.13, IAR voltage oriented control scheme is
depicted. The I∗d is computed by mean of a Proportional–Integral Controller (PI)
that compensates the voltage error on the DC link. Internal voltages ud and uq are
computed by mean of another couple of PI controllers with the task to compensate
the displacements on Id and Iq. Once ud and uq have been computed, (1.21) and
(1.22) provide the AR front end voltage components Vd and Vq. The set of voltages
Vk is ready to be used for generating the Nb modulating signals (in the current
topology there are 3 modulating signals for each phase).
Vd = Vgd − ud −R′Id + ωL′Iq (1.21)
Vq = Vgq − uq −R′Iq − ωL′Id (1.22)
The system quantities used for the computation are VDC , Id, Iq, Vgd, and Vgq. Most
of them are expressed in the Park’s reference frame and therefore grid voltage angle
θ is necessary. IAR’s voltage oriented control mask depicted in Figure 1.14 have
been introduced in the general scheme of Figure 1.15.
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Figure 1.13: IAR voltage oriented control
Minimum DC Link Voltage Computation
In chapter 2 a control strategy able to provide V ∗DC is explained. However, the
minimum DC bus voltage VDCm depends on the grid voltage. In order to avoid the
turning on of the diodes during inverter operations, it is necessary a proper value
of VDC . In the following, an analytical treatment is provided. In order to avoid
legs’ short circuits, upper and lower switches of each leg follow a complementary
commutation scheme. It is then clear to notice that each upper switch of every leg
can be turned on at the same time to one of the lower switches of the remaining
legs without leading to short circuits. Referring to Figure 1.16, considering leg a
upper switch S1, it can be turned on when legs b or c lower switches (respectively
S5 and S6) are turned on. In a similar way, the same criterion can be applied
in the other way around considering one lower switch. The total number of not
null possible commutation patterns is equal to six. Indeed, having three degrees
of freedom (legs, a, b, and c) with two possible state, provides a total number
of state combinations equal to 23 = 8, of which two combinations are null. Are
therefore necessary six systems of equations for describing the AR operations at any
moment (neglecting null configurations). Moreover, it must be noticed that with the
averaged method introduced above, Nb does not influence the number of possible
combinations. Starting from diode turning off condition:
vs ≥ 0 (1.23)
Considering commutation pattern involving S1 and S5 it is possible to state:
va = VDC − vs1 (1.24)
vb = vs5 (1.25)
computing the line to line pole voltage vab = va − vb:
vab = VDC − vs1 − vs5 (1.26)
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Figure 1.15: Voltage oriented control mask driving the IAR
replacing (1.26) in (1.23):
VDC − vab = vs1vs5 ≥ 0 (1.27)
rewriting (1.27):
VDC ≥ vab (1.28)
in a similar way it is possible find the remaining conditions. Collecting everything
together:
VDC ≥ vab (1.29)
VDC ≥ vbc (1.30)
VDC ≥ vca (1.31)
VDC ≤ vba → VDC ≤ −vab (1.32)
VDC ≤ vcb → VDC ≤ −vbc (1.33)
VDC ≤ vac → VDC ≤ −vca (1.34)
therefore, in any moment:
VDC ≥ max(|vab|, |vbc|, |vca|) = 400
√
2 ≈ 566V (1.35)
It must be noticed that VDCm shown in Table 1.2 fully satisfy condition (1.35).
Moreover, having chosen a Centered Pulse Width Modulation (CPWM) scheme,
it could theoretically be possible generate sinusoidal waveform with a Root Mean
Square (RMS) value of 230V without leading into over modulation distortion that








3 ≈ 230V (1.36)
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S4 S5 S6
S1 S2 S3
Figure 1.16: Three-phase inverter switch denomination
IAR Ripple Computation










where m is the modulating index.
From [41] it might be possible to state that a factor of about Nb reduces the












Ripple reduction simulation introduced by IAR topology have been provided in
section 4.1.
It is therefore evident that interleaving multiple legs provides an improvement
on the input current ripple and can potentially bring to a reduction of the coupling
reactors magnitude. From Table 1.2, it can be seen that VDC ranges between VDCm =
600V and VDCM = 800V . Moreover, being m inverselly proportional to the DC bus
voltage, it can change during the operations according to the VDC variation requested
by the control strategy explained in chapter 2 [48]. Rewriting (1.37):














2vgk ∝ vgk (1.41)
it is possible to notice that the DC link voltage variation does no t directly affects
∆iACM . Conversely, in chapter 2 it is possible to notice how the DC bus voltage
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floatability bring relevant improvement on both IBC’s inductors’ and total currents.
However, as shown in (1.20) and depicted in Figure 1.12, V and therefore vgk de-
pends on the current drained by the following IBC stage. Different charging profiles
or State of Charge (SOC) can lead to a slightly (line parameters R and L lead to
negligible voltage drops) different ripple amplitude on the AC side currents. More-
over, it is known that an active power variation meanly leads into a variation on the
phase shift angle φ between V and Vg and a negligible variation of the V amplitude.
Meanwhile, reactive power variations meanly lead to V variations. Having set I∗q = 0
in section 1.1.1 leads to null steady state reactive power (steady state unitary power
factor), and therefore ∆iACM can be considered practically constant in any working
condition. A ripple reduction is anyway introduced by the interleaving topology.
As said before, having interleaved Nb legs for each phase caused a VDC pulses
frequency rising of a factor Nb. It can be demonstrated that the voltage ripple on
the bus DC is inversally proportional to Nbfsw. As higher the number of power
block staked together in the IAR is, as lower the voltage ripple is. A smaller ca-
pacitor voltage ripple brings to a lower Equivalent Series Resistance (ESR) energy
dissipation and a longer capacitor life [30], [38].
1.1.2 Interleaved Buck Converter
The DC/DC stage take advantage of the parallelization introduced by the interleav-
ing connection. The power is evenly shared between the N IBC’s legs. As visible in
Figure 1.17, proposed IBC has three power blocks having three legs each one.
Figure 1.17: Interleaved Buck Converter
Furthermore, similarly to what emphasized in section 1.1, the usage of this con-
figuration guarantees relevant ripple mitigation effects that are deeply discussed in
the next sections [18], [31], [49].
The main task done by the IBC is to deliver at the battery the requested current
or voltage. Charging procedures are carried out by means of multiple charging pro-
files. Each charging profile could be created by means of multiple charging methods












and they can be carried out through multiple charging rates. Charging rates are




Each of them has different features and may not be suitable for every batteries
chemistry. Since the current proposal aims to provide fast charging rates for mainly
Lithium-Ion batteries, constant voltage and current are the only methods considered
in this work. However, it must be pointed out that pulse charge is getting increasing
interest in the literature.
Constant Voltage (CV) and CC can be used for obtaining one of the most com-
mon charging profile, the CC-CV. It is constituted by a first charging period (bulk)
where a constant current is fed inside the battery until battery voltage level reaches a
cut off value. Once, the battery has reached the maximum voltage able to guarantee
safe usage, the charging profiles switches from CC to CV charging method. In this
last charging period where a constant voltage is provided to the battery (absorp-
tion), current decreases following a pseudo exponential profile until reaching the full
charge condition. Many improvements have been introduced to previously showed
charging scheme. Three-stage charging, differs from CC-CV profile, for having a
further CV charging period called "floating". This new stage is able to maintain in
time the full charge condition without leading to early aging and battery damages.
In a similar way, four-stage charging introduces a fourth equalization stage with the
task to remove chemicals products (for instance sulphation) from the battery plates
surfaces, and it is mainly used for Lead-Acid chemistries.
As visible in Figure 1.18, CC bulky charging stage lasts until the battery SOC
reaches a value of about 80%. The following CV stage provides the remaining 20%
with times that may be comparable to the whole CC stage duration. The main
task of automotive fast charging is to provide the highest quantity of charge in the
shortest time possible. It is evident that (especially in a high usage scenario) the CV
provides a relatively low quantity of charge in an unacceptable time. Furthermore,
being the current billing politics carried out by EVSE authorities based on a "pay
per charge" scheme, CV may lead to economic losses caused by a slow but time-
consuming charging rate. Future politics may provide pricing tariffs made out of a
mixed "charge and time" system able to encourage fast charge CC operations only.
As described in the introduction, fast charger level 4 can provide multiple hun-
dred of kW . Being BEVs battery sizes ranging around 60/70kWh, charging times
in the tens of minutes order of magnitude are possible. It is evident that charging
rates ranging from 3C to 6C (charging from 10 minutes to 20 minutes) are needed.
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Figure 1.18: CC-CV charging profile’s (level 4) voltage, current and SOC evolution
A proper control strategy is shown in chapter 3. A generic scheme showing the
possible control loops with the necessary transducers is depicted in Figure 1.19. It
is possible obtaining CC-CV profile either with current and voltage control loops.
However, in order to have CV using a current loop is necessary in-depth knowledge
of the battery model, similarly, for having CC using a voltage loop. Since charger
could not know the battery status in term of SOC and State of Health (SOH), a
transition from the current loop to voltage loop is usually done. In this way, a
constant current can be quickly done throughout a current loop. Meanwhile, the
voltage loop takes care of the constant voltage stage. Following the earlier mentioned
reasons, in chapter 3 the control scheme has been implemented for a current control
loop only.
In order to have an uniform power share (and therefore equal aging) among
IBC’s legs, it is necessary a proper current handling. Theoretically, being each
leg identical to one another, the current would be evenly shared automatically.
However, environmental, production, and aging conditions can lead to unbalance on
legs. Unbalances could lead to an uneven current share. In order to deal with this
issue, a rebalancing control system has been developed. One of the main features
that the control system must have is the possibility to be easily scalable whenever a
new power block is added. In chapter 3, multiple rebalancing strategy are described,
and in Chapter 4 an example have been tested on one power block.
In subsection 1.2, a deep explanation of interleaved inherent ripple minimization
and driving signal handling in the time domain is given. In order to further take
advance of inductors size reduction in the DC/DC side, a control strategy able to
provide a theoretically ripple-free condition in steady-state operations is presented
in subsection 2.
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Figure 1.19: Possible voltage (red) and current (blue) control loops
1.2 IBC’s Inherent Ripple Reduction
Multiple test have been done on lithium-based batteries with the target to under-
stand the effect of high frequency components on battery aging. Chemical effects
have not been fully understood. Multiple studies [50], [51] have emphasized that
high frequency components does not produce appreciable battery capacity degra-
dation. Meanwhile, low frequency components have been indicated as cause of a
capacity decreasing of about 2% (especially on the early cycles). It is therefore ev-
ident that increase ripple frequency could mitigate the aging effects of this not yet
fully known phenomena. However, it have also been shown that when high currents
and temperatures are involved, new chemical processes might take places and pro-
vide an early battery degradation even for high frequency ripple components [52],
[53].
As explained below, interleaved configurations, if properly driven, can lead to
effective switching frequency increase proportional to the number of legs involved.
However, ripple minimization may helps on mitigating the negative effects that an
high power (high temperatures and currents involved) fast charging operations may
introduce. In order to face aforementioned issues, a ripple-free strategy able to take
advantage of the interleaved topology have been developed in Chapter 2. Since
no battery current ripple quality constraints have been published yet, short ripple
transients have been tolerated.
In section below, care have been dedicated on understanding interleaved rip-
ple inherent minimization (and frequency multiplication) carried out by interleaved
topologies. Meanwhile in Chapter 2 a general ripple cancellation strategy is intro-
duced.
1.2.1 Current Ripple in Full Legs
Taking as a reference the full leg visible in the Figure 1.20, it can be easily seen from
equation (1.42) that the inductor’s voltage vL depends on both vp and Vo.
vL = vp − Vo (1.42)
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Figure 1.20: Full leg
where the pole voltage vp can be set equal to 0 or VDC and the output voltage Vo is
defined as:
Vo = δVDC (1.43)
with δ known as duty cycle.
The ripple amplitude can be easily computed by means of the physical relation-
ship (1.44) characterizing inductors. Although the following approach represents
a simplification that does not take into account the resistive component of the in-
ductor, it can be seen as a linearization of the RL exponential transient on a span
comparable to the switching period tsw and therefore it does not introduce any




From the theory describing the PWM technique, the current i(t) flowing into the
inductor can be described as the summation of two components, an average part I
and a variable part ∆i(t) usually called current ripple (1.45).
i(t) = I + ∆i(t) (1.45)
The derivative of the current i(t) depends on the sign of the voltage vL. Figure 1.21
can be taken as an example. The typical sawtooth waveform is the outcome of the
integration of vL over a switching period tsw. Referring to the time span ranging
from 0 to δtsw, where vp = VDC , the maximum current ripple can be easily computed






by means of (1.42)-(1.44), equation (1.46) can be rewritten specifically showing the















From (1.47) it is visible how ∆iM ∝ (1 − δ)δ and therefore for any value δ a
multitude ∆iM values are expected. Furthermore, as visible in Figure 1.22, there is
a geometrical symmetry for value above and below δ = 0.5.
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Figure 1.22: Geometrical symmetry of ∆iM among the whole δ span
1.2.2 Current Ripple in Interleaved Topologies
Interleaved topologies are built by mean of multiple full legs stacked in parallel to
each other. A general case with N parallel branches has been considered (Figure
1.23).
As explained in Chapter 1, the possibility to share power among many branches
by mean of proper routing of the total current through each full leg represents one
of the benefits of using interleaved topologies. A further well-known advantage
is the automatic ripple reduction obtained by mean of a suitable PWM carrier
handling able to create a geometric total or partial compensation of the current
ripple. The best choice is to evenly shift each PWM carrier by mean of a factor
tsw/N (360◦/N if considered as a phase delay). Since the total current i(t) is the
summation of all the branches’ currents ik(t), also the output ripple ∆i(t) is the
summation of all the branches’ ripple currents ∆ik(t). The previous statement
can be see in (1.48)-(1.52). Figure 1.24 provides a visual representation of the
aforementioned phenomena considering δ = 0.5 and three branches only. Regardless
from the number of parallel legs, the average output voltage Vo does not change in





where each ik(t) is constituted by an average value Ik and an instantaneous ripple
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Figure 1.24: Shifted branches’ currents ik(t) and total outoput current i(t)
component ∆ik(t)
ik(t) = Ik + ∆ik(t) (1.49)
and in a similar way i(t):











In order to compute a formula able to describe the maximum ripple ∆iM of
an interleaved connection (similar to what done in (1.47)), an equivalent circuit
is necessary. Substituting each full leg by mean of an independent voltage source
able to generate vk(t) and transforming the whole system on a Laplace domain (for
30
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Figure 1.25: System in the Laplace domain
Thanks to Thévenin’s and Millman’s theorems the bi-nodal circuits can be mas-





























Once the system have been anti-transformed back it looks like what depicted in
Figure 1.26. It is worth noticing that the Thévenin’s equivalent voltage (1.53) is the
mean value of the instantaneous pole voltages and the equivalent impedance (1.54)







Figure 1.26: Thèvenin equivalent circuit
From the (1.43), (1.53), and knowing that each leg is fired with an even time delay
of tsw/N it is possible notice that the resulting v is a periodic signal of frequency
Nfsw. Therefore, it worth studying the system dividing the switching period tsw
in N time slots and introducing new conventional variables δ′, L′, f ′sw and t′sw.
Furthermore, since there is always a relationship between the active time ton and δ
(being ton = δtsw), it could be useful divide the duty cycle in N sectors each one
identifiable by mean of a new index p. In the following subsections cases p = 1
(Figure 1.27), p = 2 (Figure 1.28), and the general case p = p (Figure 1.29) are
analyzed.
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Case p=1, 0 ≤ δ ≤ 1/N
As visible in Figure 1.27a the active period ton of a generic pole voltage vk falls inside
the first time slot. The equivalent voltage v is a rectangular wave ranging within 0
and VDC/N with a period t′sw, it can therefore being study with an approach similar




←→ f ′sw = Nfsw (1.55)



































(b) Zooming on v in the whole con-
ventional switching period t′sw
Figure 1.27: Generic pole voltage vk and equivalent voltage v for 0 ≤ δ ≤ 1/N
(sector p = 1)



























It is worth noticing the direct proportionality with (1 − δ′)δ′ in a similar way to








Noticing that (1−Nδ) ≤ (1− δ), it is already possible state that, as many legs are
stacked in the converter as lower the output current ripple will be.
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Case p=2, 1/N ≤ δ ≤ 2/N
As visible in Figure 1.28a the active period ton of a generic pole voltage vk falls
inside the second time slot. The equivalent voltage v is a rectangular wave ranging
within VDC/N and 2VDC/N with a period t′sw, it can therefore being study with an
approach similar to what did in the previous case. Despite (1.55) and (1.58) are still
valid, some changes are required:











































(b) Zooming on v in the whole con-
ventional switching period t′sw
Figure 1.28: Generic pole voltage vk and equivalent voltage v for 1/N ≤ δ ≤ 2/N
(sector p = 2)






















It is visible a perfect overlapping between the 1.60 and 1.65. Substituting the new











As expected, the 1.66 is similar to the 1.61 apart from the fact that δ have being
shifted by a value 1/N during the passage between the first and the second case.
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General case p=p, (p− 1)/N ≤ δ ≤ p/N
As visible in Figure 1.29a the active period ton of a generic pole voltage vk falls
inside the generic p-th time slot. The equivalent voltage v is a rectangular wave
ranging within (p− 1)VDC/N and pVDC/N with a period t′sw, it can therefore being
study with an approach similar to what did in the previous cases. As done before,
in order to compute the general case, few changes are required:



















) = VDCδ (1.69)
























(b) Zooming on v in the whole con-
ventional switching period t′sw
Figure 1.29: Generic pole voltage vk and equivalent voltage v for (p − 1)/N ≤ δ ≤
















Again, in the convectional reference system the general formula (1.70) perfectly
matches (1.60), and (1.65). Finally, replacing the new variable inside the (1.70) the






[1−N(δ − p− 1
N
)](δ − p− 1
N
) (1.71)
As stated in [55], [56] the current ripple is lower than what expected with a single
leg and it has a repetitive simmetric parabolic behaviour among the whole δ span,
the number of lobes depends on the numbers of legs N (Figure 1.30).
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Figure 1.30: Geometrical symmetry of ∆iM among the whole δ span with a generic








Figure 1.31: Geometrical symmetry of ∆iM among the whole δ span for N = 1, 2,
3, and 6
As visible in (1.70), when δ′ is equal to 0.5, ∆iM reaches its maximum. Since
the whole δ span is constituted by N subsectors of δ′, there are always N equal
global maximums and they always occur in the middle of each lobe (Figures 1.30
and 1.31). Substituting in (1.70) δ′ = 0.5:










In order to quantitatively estimate the effectiveness of the output ripple reduction,
the ratio r is introduced (1.73). It represents the ratio between the global maximum
of output and inductors current ripples. Seeing the single leg k current as the output
current of an improper interleaved with N = 1, it is easy state that r is inversely






Referring to Figure 1.31, it worth notice that every δ/N the value of ∆iM(δ) is equal
to zero. In other terms, the general equation (1.71) has always N +1 roots and they
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whereas z is an integer ranging between 0 and N .
Those operative conditions could theoretically guarantee a ripple null regardless
from the switching frequency and inductors magnitude. In chapter 2 an original




As anticipated in section 1.2, high frequency ripple may lead to an early aging
in battery involved in high power charging operations [52], [53]. For this purpose
a ripple cancellation strategy have been developed in this chapter. It is able to
take advantage of inherent ripple minimization feature that interleaved topology
introduces.
2.1 Ripple Free Strategy in the Proposed Case
with 9 Legs
As visible in Figure 1.31 and cited in subsection 1.2.2, working points able to nullify
∆iM(δ) are available. Equation (1.71) has always N + 1 roots and they represent
the operative conditions visible in (1.74). Those working points could theoretically
guarantee a ripple null regardless of the switching frequency and inductors magni-
tude.
Equation (1.43) (rewritten in 2.1), is depicted in Figure 2.1. Meanwhile, in
Figure 2.2 "no ripple" working points for the current case (N = 9) are highlighted.
Vo = δVDC (2.1)
In Figure 2.3, working points locus shown in equation 2.1 are depicted. Moreover,
it is visible that design parameters shown in Table 1.2 limit the suitable working
area between VDC = [600; 800V ] and Vo = [200; 800]V . It is therefore immediate
see how not all the available discrete duty cycles are suitable. Since the maximum
value of the DC link VDCM is 800V and the minimum expected output value Vom is




= 0.25→ 25% (2.2)
Meanwhile the maximum duty cycle is δM = 1 when Vo = VoM = 800V and VDC =
VDCM = 800V .
In the proposed DC/DC topology the number of legs N is equal to nine. Recalling
the theory explained in part 1.2.2, the maximum ripple in the output current is N
times lower than the single maximum ripple in each leg, indeed r = 1/9.
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Figure 2.2: Vo as a function of "no-ripple" discrete δ and VDC
The possible discrete duty cycles are the one able to fulfill the (1.74), considering





therefore the integer z spans between 3 and 9.
2.1.1 DC Link Voltage Variation Range
In previous paragraphs, VDC range has been taken as given. However, it is not a
freely settable parameter, it depends on the previous AC/DC stage capability, on
the desired output voltage and the number of legs. As described in section 1.1.1,
the interleaved active rectifier is tied up to the low voltage grid, and it is driven
maximizing the DC BUS utilization using Interleaved Centered Pulse Width Modu-
lation (ICPWM) (also known has Interleaved Space Vector Pulse Width Modulation
(ISVPWM)) scheme. Analyzing the AC/DC stage with a positive power flow (G2V
operations) it can be seen as a boost converter, and therefore the minimum DC
voltage value cannot be lower than the double of the maximum value in the AC side
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Vo
VDC





Figure 2.3: Projection of (2.1) on the plane Vo × VDC with reference to the studied
case
(VDCm calculation discussed more in detail in part 1.1.1). Being each phase con-
nected to the industrial voltage level (as visible in Table 1.2, European distribution
grid has been considered) the line to line voltage Vg is set as 400V . The maximum






taking into account the improvement of about 15% on DC link utilization garantee







2 ≈ 566V (2.5)
as visible the chosen value VDCm = 600V fully respects the condition (2.5).
As can be seen in Figure 2.3, for every duty cycle δ a range of working points
can be found. They are limited between a minimum value when VDC = VDCm and
a maximum value when VDC = VDCM .
Speaking about VDCM , it is undoubtedly true that being δ = 1 the maximum
value and having set VoM = 800V it should be at least equal to 800V . However,
this assumption is not enough. Since δ can not freely vary, it is necessary a VDCM
able to guarantee a continuous range of Vo without "holes" in the dynamics. For
instance, being N = 9, if VDCM had been set equal to 750V , it would have created
a discontinuity regardless on the value of VoM .




3 = 250V (2.6)




9 ≈ 267V (2.7)
creating then a disctinuity rapresented by an hole in the Vo dynamics in the range
[250; 267]V (Figure 2.4).
To avoid this issue, the highest possible value (when VDC = VDCM) of each dis-
crete duty cycle must be at least equal to the lowest possible value (when VDC =
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VDCm) of the following discrete duty cycle. Nevertheless, being the slope of each line
in Figure 2.3 decreasing as bigger δ becomes, this condition must be applied only
for the first suitable couple of duty cycles. Satisfy this condition for the lowest suit-
able couple of discrete duty cycles guarantees no Vo discontinuity for the remaining











3 = 800V (2.9)
and as visible in Table 1.2 the condition (2.9) is respected.
As demonstrated above, VDCM is not known a priori, it is therefore necessary
rewrite (2.2). The minimum suitable duty cycle for the studied system δm is de-
scribed by (2.10)1. Generally speaking the minimum admissible duty cycle is 1/9
and can be easily found by replacing in (2.10) the minimum admissible Vom = 600/9.


















δ ∈ [23 ; 1]
Figure 2.4: Highlighting of the Vo discontinuity in [250; 267]V (green) and multiple
availiable working points for Vo = 500V and Vo = 600V (Blue)
2.1.2 Legs Ripple Minimization Criterion
From (1.43), to span the whole Vo range with a set of discrete duty cycles, an AC/DC
is needed. It must be able to vary the DC voltage level appropriately. In other words,
the continuous output voltage span is made possible by a continuous variation of
the DC BUS rather than a continuous variation of the duty cycle. However, it can
happen that (2.1) has multiple solutions. It is then necessary to define a criterion
that permits to choose the proper couple of values [VDC ;Vo]. As visible in Figure
2.4, there are multiple cases with two or even three possible solutions. The following
1bxc represents the floor function
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inequality able to compute what duty cycles are suitable for generating a certain








≤ δ ≤ Vo
VDCm
(2.12)
For instance, replacing in (2.12) Vo = 500V and Vo = 600V it can been seen that
δ could be either 2/3 and 7/9 or either 7/9, 8/9, and 1 respectively.
Since one of the most desirable features of power converters is having the low-
est possible current ripple, the operating condition able to better guarantee this
statement should be preferred. Output current ripple ∆i is already minimized (the-
oretically totally called off) by using discrete duty cycles. However, leg’s current
ripple ∆ik dose not take advantage of interleaving connections.






(1− δ)δ = 12
Vo
Lfsw












) ∝ 1− Vo
VDC
(2.14)
Both equations (2.13) and (2.14) state that for a given value of Vo having a lower DC
bus voltage VDC and a greater δ provide an improvement on leg’s current ripples.










Figure 2.5: Visualization of inductor’ ripple when ripple free strategy is applied
From Figure 2.5 it is worth noticing that having introduced a variable DC link
voltage brings to a reduction on inductor’s current ripple. As said above, although
global ripple performance is improved, interleaving topology does not improve the
ripple performance in each leg. This enhancement is solely ascribable to the intro-
duction of the ripple-free strategy that permits to avoid always using the maximum
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voltage VDCM in the DC BUS. Furthermore, it can be notice that the maximum
ripple does not necessarily occurs when VDCM is selected but when (2.13) and (2.14)









Figure 2.6: Visualization of ripple free strategy applied to the studied case
Paths visible in both Figures 2.5 and 2.6 follows what stated above. This path
can be shown as a lookup table. Values Vo and δ are respectively, the input and
the output of Table 2.1. DC link voltage VDC is a continuous quantity depending
on the wanted Vo value and the discrete δ (as visible in (2.15)). It is considered as






Table 2.1: Ripple free alghorithm lookup table
Input Output
Vo δ
VDCm ≤ Vo ≤ VDCM δ = 1
8

































Table 2.1 represents a rigid and ideal algorithm that does not take into account
the unavoidable transient that the BUS DC does on changing values. Figure 2.6 rep-
resent the steady-state set of ripple-free working points. In the next part, transient
evaluations and consideration are performed.
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2.1.3 DC Link Voltage Transients
Voltage VDC can not have step variations, therefore every time that a change on the
DC link voltage is required a transient outside ripple-free conditions occurs. In the
following part, two types of variation are analyzed.
Vo
VDC








Figure 2.7: Possible type of VDC variation
The first kind of variation happens when a change in VDC does not require a
reselection of δ. This condition is equivalent to state that the newer working point
remains over one of the diagonal pieces of path visible in Figure 2.6. Moreover, it
corresponds to remaining in the same row of the lookup Table 2.1. For instance the
variation from point c to point d drawn in Figure 2.7.
The second typology requires a variation of both VDC and δ. This variation
occurs when the change on the Vo reference value is big enough for causing a crossing
of at least one discontinuity zone in the path of Figure 2.6. Conversely to the
previous case, this variation requires a change of row in Table 2.1. For instance the
variation from point a to point b draw in Figure 2.7. As visible in Figure 2.8, δ
reselection occurs.
In both cases, during the transient δ loses its discrete status, and therefore the
geometrical compensation of the output current ripple is missed. The new δ is
expected to range around ripple-free areas taking advantage of the inherent ripple
reduction capability discussed in section 1.2. An estimation of the ripple degradation
during transients can be found in section 2.2.
2.2 Ripple Free Strategy in a General Case with
N Legs
As shown in 1.2.2, as more parallel legs are staked in the converter as more effective
the ripple reduction and the zero ripple points availability are. It worth study the
previously shown approach in a general case with N legs.
Firstly, the number of possible discrete duty cycles is N + 1 of which the first
one (δ = 0) is always unsuitable. Without a ripple-free strategy, the maximum ∆iM
would be N times smaller than the maximum ripple in each inductor.
It is immediate to verify that the the range of admissible output voltage is
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(a) Evolution in time of δ
(b) Evolution in time of VDC
Figure 2.8: Working point transient from point a to b depicted in Figure 2.7





Moreover, it is possible notice that as great the number of legs is, as lower Vom is.
Having an high value of N makes the chooper more ductile.
However, δm might be different from 1/N . Indeed, once Vom has been set, δm








As shown above VDCM , rapresents a key value for either obtaining VoM and a
continuos span of Vo. Equation (2.19) is a generalization of (2.9), it is able to define
VDCM regardlees on the value of VDCm and N . Since:















Furthermore, defining ∆VDC as the difference between VDCM and VDCm:







As bigger N is, as lower the floating capability of VDC necessary for correct usage
of the ripple-free strategy is.
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For what it concerns the maximum inductors’ current ripple, it is possible to
compute it once the number of legs N and the VDCm have been defined. Diagonal
dashed lines in Figure 2.5 are a visual rappresentation of (2.13). As visible in Table
2.1, for a given output duty cycle δ (0 ≤ δ ≤ 1) the maximum value of the lookup
table input Vo admissible is always equal to:




As visible in Figure 2.5 the maximum value of ∆IkM for each discrete δ happens when
Vo reaches the maximum admissible value before changing δ. Following what state
above, replacing (2.21) inside (2.13) it is possible obtaining the general expression






(1− δ) = 12
VDCm
Lfsw
(1− δ)(δ + 1
N
) ∝ (1− δ)(δ + 1
N
) (2.22)
computing the derivative of (2.22) it is possible finding the condition for having the
global maximum of ∆ikM .
d
dδ [(1− δ)(δ +
1
N
)] = −2δ − 1
N
+ 1 (2.23)
that has as roots:
− 2δ − 1
N




As draw in Figure 2.5, replacing in (2.24), N = 9 it gives that the global max-
imum of ∆ikM happens when δ = 4/9 (second diagonal dashed line starting from
left).














Regardlees on the number of availiable legs, output ripple free strategy provides
always a leg’s ripple improvement.
2.2.1 General Algorithm
In order to provide a general algorithm suitable for any N it is not possible to
use a lookup table. In the following, a range of equations provides all the relations
necessary for obtaining the ripple-free strategy in closed form. Since, either reference
or actual quantities have been used, the following equations can also work during
transients.




⌋ if Vo∗ ≤ VDCm (2.26)
V ∗DC = Vo∗ if Vo∗ > VDCm (2.27)
The generalized procedure for computing the reference DC link voltage VDC∗ once
the wanted output voltage Vo∗ is defined, is shown in equations (2.26) and (2.27).
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The active input rectifier adjusts the actual value VDC accordingly (Figure 2.14).





From (2.28), δ is set considering the actual value of VDC in order to always ensure
Vo
∗ ≈ Vo. As soon as VDC∗ reaches VDC (VDC∗ ≈ VDC) the computed δ become one of
the possible discrete values z/N . It is therefore obvious notice that equations (2.26)-
(2.28) are able to guarantee a ripple free output current in steady state conditions.
In normal operative conditions these transients are several order of magnitude lower
than the charging time and the ripple degradation effects introduced is therefore
acceptable. It can be seen that setting N = 9 and VDCm as shown in Table 1.2,
generate steady state δ visible in Table 2.1 and reference VDC of (2.15).
Vo
VDC








Figure 2.9: Theoretical sudden working point variation for the proposed IBC. Over-
modulation area marked in green
Moreover, it must be noticed that being the actual Vo defined as δVDC , (2.26)-
(2.28) are theoretically able to always guarantee that Vo = V ∗o . Assuming to have a
positive sudden change (ideally a positive step) on V ∗o , it would lead to an ideally
immediate horizontal transition toward the value V ∗o (in Figure 2.9 showed as a
dashed path). Furthermore, a vertical transition toward V ∗DC , lasting for the whole
transient time completes the working point variation. However, Ripple Free strategy
might not be able track all the possible working point variations. Indeed, when it
comes to work with values V ∗o greater than the actual value VDC , δ saturates to its
maximum value and the variation cannot be accurately tracked anymore. Equation




> 1 if Vo∗ > VDC (2.29)
moreover, any sudden positive variation having has steady state value δ = 1 leads
to a distortion. In other words, every transient that needs to enter in the area
highlighted in green (Figure 2.9) can not be generated because it requires δ > 1.
When it comes to work in this piece of path, working point variations must be
continues and slow enough do not lead into an appreciable over-modulation. This
is the only case where (2.26)-(2.28) cannot ensure that Vo = V ∗o .
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2.2.2 Transients Maximum Output Current Ripple
As explained below, whenever δ falls outside the ripple free condition, it means
that transients are occurring. As visible in Figure 1.31, even in the worst case (the
medium point between discrete duty cycles) the output ripple is still N times lower
then what expected without interleaved topology.
As visible in Figure 1.30 the δ’s displacement effect repeats periodically and
symmetrically around each point p/N . Whit (2.30)2 is possible asses the magnitude
of this variation.


























Figure 2.10: Geometrical symmetry of ∆iM and ∆δ among the whole δ span with
a generic number N of legs




Taking advantage of the aforementioned periodicity ∆δM can be easily related to
the conventional duty cycle introduced in Section 1.2.2. Replacing (2.31) into (1.57)
shows that the maximum δ’s displacement expressed in the conventional framework
is 0.5.
∆δ′M = N∆δM =
1
2 (2.32)























As soon as the transient expires the ripple-free condition restores. As visible in
Figure 2.12 transients can last typically for times ranging around tenth of second,
that is multiple orders of magnitude smaller than the fastest charging profile.
2bxe represents the round function
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Figure 2.11: Maximum total output ripple ∆iM as a function of ∆δ′ for N = 1, 2,
3, and 6
Although negative ripple effects on batteries are known [50]–[53], no design re-
quirements are already available in the literature. No tests on the aging introduced
by high frequency components is yet demanded. For this reason, a steady-state only
approach has been chosen.
The ripple free strategy explained in this section is carried out troughtout a control
block called "ripple free mask" (Figure 2.13). Outer output loop controllers (for
instance, voltage and current output loops) do not need to know what the actual
values of VDC and δ are, as soon as they are robust enough. In chapter 3, Vo∗ is
generated using an outer output current loop. This mask represents an interface
layer between controllers and power blocks. The reference DC BUS voltage will be
forwarded to the input active rectifier. Meanwhile, output IBC is driven using the
computed δ (Figure 2.14).
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(a) Evolution in time of δ
(b) Evolution in time of VDC
























As visible in Chapter 1, multiple controllers are involved. In order to deliver to
the battery any desired charging profile, one or multiple control loops might be
implemented. In Figure 3.1 are depicted two possible voltage, and current control
loops even though only the second type have been developed. This main controller
provides a proper V ∗o that the IBC must produce. However, as explained in Section
2, this signal does not directly drive the IBC but has to pass inside the ripple-free
mask. The ripple mask converts main controller’s output in two reference signals
V ∗DC and δ∗ able to maintain ripple-free conditions. Voltage V ∗DC is forwarded to the
IAR that my mean of the voltage oriented control technique provides the proper
PWM commutation pattern. Voltage oriented control requires three controllers
able to operate on the synchronous Park framework. A first PI controller treats
the IAR BUS voltage error ∆VDC and computes a proper Id. Another couple of
PI controllers computes the necessary internal voltages ud and uq necessary for
nullifying the current errors ∆Id and ∆Iq. For what it concerns δ∗ it is not directly
forwarded to the IBC. It is again treated by mean of a rebalancing network in order
to compensate possible unbalances inside IBC’s legs. It must be noticed that a
similar approach could also be applied at the front side of the charger trying to keep

















Figure 3.1: Possible voltage (red) and current (blue) control loops
Voltage oriented controllers have not been studied. In this section, much care
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has been dedicated to the main controller and the rebalancing network design. For
the sake of completeness, a further filtering action carried out by mean of an output
capacitor have been considered. All the test have been done using a resistive load
Rl for the only purpose to study the rebalancing action and the averaged approach
for tuning the main controller. Further experiments may use actual loads able to
introduce battery features such as open circuit Electromotive Force (EMF), and RC
dynamic answers.
3.1 Averaged Main Control
One of the most used equivalent circuits for describing batteries consists in a voltage
source in series to the so called Randles circuit representing electrochemical inter-
faces’ processes [57]. As visible in Figure 3.2b, the RC parallel bipole introduces a
first order dynamic answer (more complete models take into account also superior









(b) Electrochemical processes reppresentation
Figure 3.2: Battery equivalent circuit
the SOC level. Driving circuit visible in Figure 3.2a represents parameters SOC
dependency. However, since the charge takes places in times ranging in the order
of twenty minutes (3C charging), one could perform a circuit linearization around
a certain working point considering internal parameters as SOC invariant. As a
first approximation the equivalent circuit visible in Figure 3.3 can be considered for
studying and testing purposes. Where Rl represent the equivalent series resistance
in a certain moment with a certain SOC. It can be shown that considering a series
connection able to reach a voltage of about 500V (hundreds of cells) the equivalent
Rl becomes in the order of magnitude of few Ω. For the sole purpose to study the
proposed topology and the rebalancing network introduced below, the charging op-




Figure 3.3: Linearized steady-state battery circuit
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Assuming to represent the battery charger as a voltage source VIBC it can be
easily demonstrated that the charging circuit could be described by mean of one
equivalent voltage source Veq equal to:
Veq = VIBC − Vbat (3.1)
The new system could be described as a resistive load Rl connected to an equiv-
alent IBC that feeds Veq. However, having transformed the IBC from operating
on the whole battery voltage on a new system operating on the voltage drops only
introduces changes on the duty cycle computation. The equivalent IBC gain is de-
scribed by Veq = VDCδ. Meanwhile the actual IBC gain is VIBC = VDCrδr. Actual








Where the equivalent IBC bus voltage depends on the end of charge VbatM (maximum















Considering the worse case, it is possible compute the equivalent VDC . Indeed:
VDCm ≤ VDCr − VbatM (3.4)
Otherwise one could employ the actual Vbat:
VDC ≤ VDCr − Vbat (3.5)
Furthermore, according to (1.47), having changed both duty cycles and DC link,
currents ripples in the new equivalent IBC are different from the actual one. This
transformation must be intended for average values only. As explained in Section
3.3, a proper sampling strategy able to get rid of ripple effects is employed in the
control stage. It must be noticed that values VDC , VDCM , Vo and δ showed in this
section does not corresponds to the same symbols employed in the other sections
but are only referring to the controller equivalent IBC. Moreover, Veq introduced
above is indicated with Vo for the remaining part of the Section 3.1.
Following approach explained in [58], [59] one could estimate all the SOC varying
parameters trough the charging process. An on-live controller re-tuning is necessary
for reaching correct operations.
The following control has been designed considering the general equivalent IBC
circuit visible on Figure 3.4 operating with a resistive load only. Computed working
point δ is transferred back to the actual converter scheme (connected to an actual
battery model) by mean of (3.2). Tests have been done considering three legs only.
As visible below, the control can be easily scaled to N = 9. Since filtering branch
involves the high frequency components only, it can be added directly into the equiv-
alent IBC without leading to appreciable errors. Similarly to what did in previous
chapters, it is possible to model the buck converter throughout an averaged model
[43], [60]–[62]. In Figure 3.5 an averaged representation on the Laplace domain of
the IBC’s legs has been drawn.
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Figure 3.5: IBC’s legs averaged in the Laplace domain
Describing each pole voltage as:
vk(t) = δk(t)VDC (3.6)
it is possible to write a voltage circuitation (Kirchhoff’s law) for each leg. For the




dt +Ri1(t) + Vo(t) (3.7)
rewriting (3.7) on a generic k leg it follows that:
vk(t) = L
dik(t)
dt +Rik(t) + Vo(t)→ vL(t) = vk(t)−Rik(t)− Vo(t) = L
dik(t)
dt (3.8)
In a similar way it is possible write the a current equality for the node involving the
oputput capacitor C:
i(t) = iout(t) + C
dVC(t)














Figure 3.6: Output parallel branch before (left) and after (right) Thèvenin topolog-
ical transformation
Computing a topological transformation (Figure 3.6) on the output parallel
branches makes possible express Vo(t) in (3.8) as a function of VC(t) and i(t). As-
suming to know the voltage VC(t) accros the capacitor C, thanks to the substitution
theorem it is possible replace it with an independent voltage source that replicates










and therefore Vo(t) becomes:




In a similar way, replacing each inductor with a independent current source ik(t)
it is possible find the Norton equivalent bipole seen from the capacitor C. It is then
possible express iC(t) in (3.9) as a function involving VC(t) and i(t). The Norton
inor(t)
CRS VC(t)






and the equivalent resistance becomes:
RS = Rl +RC (3.14)
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Replacing (3.11) and (3.12) into (3.8) yields:
L
dik(t)



















It can be easily seen that by replacing (3.6) and (3.18) inside (3.16) and (3.17)

























· · · −RP
L
− RP





























0 · · · 0
0 VDC
L
· · · 0
... ... . . . ...
0 0 · · · VDC
L








Replacing (3.18) in (3.12):
Vo(t) =
[




























By attaching to (3.19) equations (3.20) and (3.21) it is possible represent the IBC
in the well known state-space representation respectively having as output variable
Vo(t) or iout(t).
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Having averaged the pole voltages vk(t) have made possible the creation of a con-
tinuous time-invariant system. However, it must be noticed that circuits parameters
could varying in time and may differ from one another. A more rigorous representa-
tion would have used different time-varying values for legs parameters (for instance
Rk(t) and Lk(t)) leading to a more complex continuos variant representation.
Equation (3.19) represents a Multiple Inputs, Single Output (MISO) system
because has N input variables δk(t) and one output variable. The set of currents
ik(t) and VC(t) represent the state variables.
However, being the IBC’s main task generate a certain Vo(t) or iout(t) starting
from a unique duty cycles δ (chapter 1), a simplyfication is necessary. Thanks to
averaged δ introduced in (3.22) it is possible transform (3.19) into a Sultiple Inputs,






As explained before, the main controller discussed in this chapter has been de-
signed for controlling the current only. The state/space representation is therefore
described by mean of (3.19) and (3.21).
Introducing (3.18) and (3.22) produces a maxive semplification on the (3.19)
associate system of equations. Indeed:L
di(t)











Defining new variables v(t) = VDCδ(t) L′ = L/N and R′ = R/N and replacing





























i(t) = C dVC(t)dt + iout(t)
(3.26)
It must be noticed that the same outcome (3.26) could have been founded fol-
lowing the single branch equivalent circuit approach shown in section 1.2, (Figure
3.8).
Assuming the capacitor’s ESR RC negligible, it is possible to quikly state that





i(t) = C dVo(t)dt + iout(t)
(3.27)
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Figure 3.8: Single branch equivalent circuit on the Laplace domain
Transforming (3.27) into Laplace domain:v(s) = (sL′ +R′)i(s) + Vo(s)i(s) = sCVo(s) + iout(s) (3.28)









moreover it is possible state:
Vo(s) = Rliout(s) (3.30)






























3.1.1 Possible Transfer Function Assumptions
Depending on information availability, multiple assumptions can be made. Since
a rebalancing control is expected to be done, current transducers on each leg are
present. Having all the ik(t) currents make possible compute i(t). One possible
choice is neglecting the capacitor effect by completely remove the terms referring
to the RCC branch. A further possibility is to assume i(t) ≈ iout(t). Conversely
one could also measure iout(t) and work on the whole rigorous system. It must be
noticed that in any case a preliminary assumption neglecting RC have already been
made. Moreover, the resistive load consists in a massive simplification for only test
purposes. In the following paragraphs, all the three possibilities are analyzed.
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Table 3.1: Single module three-phase testing bench parameters
Parameter Symbol Value Unit
Number of legs per side N 3
DC link voltage VDC 90 V
Switching frequency fSW 20 kHz
Sampling frequency fs 60 kHz
A/D resolution M 12 bit
Reactors inductance L 1 mH
Reactors resistance R 900 mΩ
Filter capacitance C 16 µF
Filter ESR RC 900 mΩ
Resistive load Rl 6 Ω
It must be pointed out that in any case, the real answer of the legs has not been
taken into account. Parasitic parameters such as dead times could bring to steady-
state errors. More, in general, the model might lose its linearity due to switches’
and inductors’ coils behaviors. Circuit parameters visible in Table 3.1 have been
considered.
Capacitive Branch Removal
As explained above, one of the possibility is to consider the system without the
capacitive branch (Figure 3.9). The immediate effect can be seen on the lack of
Vo(t) smoothness, carried out by C. In most application, this assumption could
introduce acceptable voltage ripples. It must be noticed that when the converters
operate in the ripple-free zone, the current profile i(t) is theoretically flat. This













Figure 3.9: Main controller reference topology without capacitive filtering branch
Being C missing, (3.33) becomes:
G(s)′ = iout(s)
i(s) = 1 (3.35)
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and therefore as visible in Figure 3.9:
iout(s) = i(s) (3.36)













Studying the open-loop stability, the only present pole (3.39) is located on the
left side of the Nyquist plane.




Full removal of the capacitor C leads to VDC state variable removal. All the
matrix A, B and C shown in (3.19) and (3.21) must be modified accordingly. Since
both vectors containing the derivative of the state variable and the state variable
itself have been downsized from N + 1 to N , the matrix A need to be resized
accordingly, becoming then NxN . Both B and C matrix have lost one dimension.




ik(t) = iout(t) (3.40)
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As explained above, a possible solution for considering the effect of the capacitor
without measuring the iout is considering i(t) ≈ iout(t). The capacitor introduces a
filtering action on the system, but it is not taken into account in the model. It must
be pointed out that thanks to ripple-free strategy, this action occurs only during
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Figure 3.10: Main controller reference topology without ESR
VDC transients (considering resistive loads). In Figure 3.10, topology neglecting RC
have been drawn.
Forcing i(t) ≈ iout(t), (3.33) becomes:
G(s)′ = iout(s)
i(s) = 1 (3.43)


























Zero poles cancellation approach might lead to a better system answer.
For transducer availability reasons, in Chapter 4, i(t) have been considered as
main current.
Having considered (3.33) as an unitary function leads to a variation in state space
repprestation ((3.19) and (3.21)). Matrices A and B does not vary. On the other
hand Iout does not take into account the capacitive current contribution. Having




ik(t) ≈ iout(t) (3.46)
that represents a strong variation in matrix C. Indeed the new state-space repre-
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Assuming to add a further current transducer on the load branch it is possible fully
consider the capacitor filtering contribution. This third approach is able to deal
with any load. Higher-order answers introduced from more realistic loads (rather
than resistive one) could activate the capacitor C even outside the VDC transients
periods.













No changes in the state-space representations are needed.
3.1.2 Average Duty Cycle Control
The control must refer to the previously showed (Section 1.1.2) charging profile.
In the first CC stage (going from SOC 0% to 80%), the current profile is mostly
flat. However, pre-charge and post-charge modality should be introduced, avoiding
to provide or remove the full charging current suddenly. Being the whole charging
process expected to last tens of minutes adding a precharge mode does not signif-
icantly degrade the charging times. As visible in Figure 3.11, a possible solution
could introduce a current ramp with a duration in the order of a few seconds. In
[63] current staircase is presented as a possible pre-charging profile. In the same
way, it is possible to introduce turning off post charging profiles.
A further aspect that must be taken into account is the legs faults occurrence.
Once a leg or a power block occurs in a fault condition, it should be left out, and
if possible, the battery charger should try to continue feeding the battery with
the maximum current possible maintaining components safety conditions. In every
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Figure 3.11: Current evolution during precharging mode
battery application involving lithium-based chemistries, a primary controlling and
monitoring system (battery management system (BMS)) is always present. Every
signal introduced by the BMS must be considered with the highest priority level.
A fast BMS’s tasks execution could prevent to SOH degradation or potentially
dangerous dynamics.
Even though the charging profile is not expected to undergo in sharp parameters
variation, an excellent dynamic response is still necessary during pre-charging mode,
fault responses, and BMS’s tasks executions.
Regardelles on what assumption have been done on the system model, every
total transfer function G(s)G(s)′ provides iout(δ(s)). As shown in (3.29), δ represent
the averaged duty cycle that must be used for powering the averaged single leg
circuit visible in Figure 3.8 and getting a certain value of i∗out. This averaged value




i∗out(s) PIDF G(s)G(s)′δ iout(s)
Figure 3.12: Averaged main control loop
Expected total current i∗out must preliminary routed inside a saturation block
that limits the maximum converter’s ioutM accordingly to components capability.
It must be pointed out that the rated output current could vary during operation.
Fault detection or maintenance modules bypass (regardless if envolving the IAR or
the IBC) could temporarily reduce the output current capability. Saturated output
current is compared with the actual value of iout. It must be noticed that in a
rigorous approach (introduced in subsection 3.1.1), value iout is directly provided by
the load current transducer. In the remaining cases (visible in 3.1.1 and 3.1.1), iout





Error signal e(s) enters inside a Proportional–Integral–Derivative-Filtering Con-
troller (PIDF) stage C(s) that computes the proper average δ that must feed the
PWM generation block.
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In the current proposal, the output current assumption has been implemented.
The total transfer function G(s)G(s)′ have been transformed in the Z-transform do-
main (ensuring the compatibility in digital systems such as Digital Signal Processor
(DSP) or Field-Programmable Gate Array (FPGA)). A biquadratic filter (PIDF)
C(s) have been tuned following the approach showed in [64]. Zero-pole cancellation
and inversion formulae introduced in [65]–[70] have been used.
In order to implement the ripple-free strategy, it is necessary to convert back
the computed δ into a pole voltage form by multiplying it by the VDC value used
in (3.6). It must be noticed that the VDC employed by the averaged main control
might be different from the one actually computed by the ripple-free mask.
3.2 Current Rebalancing Network
Mean duty cycle δ computed in section 3.1.2 must be transformed in the N δk that
have to fire each IBC’s legs. As explained above, legs can not be perfectly equal, and
therefore the system could be unbalanced. An active current rebalancing network
is needed in order to ensure the power share among each leg.
Rewriting legs’ Kirchhoff voltage laws for legs 1 and k:
v1(t) = L1
di1(t)
dt +R1i1(t) + Vo(t) (3.51)
vk(t) = Lk
dik(t)
dt +Rkik(t) + Vo(t) (3.52)
moreover, adding the averaged branch equation:
v(t) = L′di(t)dt +R
′
li(t) + Vo(t) (3.53)
Transforming (3.51), (3.52), and (3.53) into Laplace domain:
v1(s) = Z1(s)i1(s) + Vo(s) (3.54)
vk(s) = Zk(s)ik(s) + Vo(s) (3.55)
v(s) = Z ′(s)i(s) + Vo(s) (3.56)
Assuming in a generic case having N legs and considering the unbalance mostly
condensed in leg k. It is, therefore, possible state that:
Z1(s) = Z(s) = NZ ′ (3.57)
and that:
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Where ∆ik(s) is the current displacement1 caused by the unbalance ∆Zk(s). How-
ever, current unbalance can be also caused by other phenomena (uneven death times)
that can not be summarize with an impedence variation. In the following treatmet,
no referece to ∆Zk(s) is done, all the impedences are considered equal and the error
is summarize as δk(s) displacement.
Rebalancing network must compute the proper δk in order to compensate the
current displacement ∆ik(s). In the aforementioned example, legs 1 is considered
perfectly balanced (3.57). Computing the current error ∆ik(s) referring to both
i1(s) and ik(s) provides the same results. However, in real condition, every leg
differs from the averaged model (properly scaled by a factor N). Current errors
may differ depending on what current has been taken as a comparison term. It
is, therefore, necessary to define the notation in order to make it suitable for all
the possibilities. When it comes to speaking about error referred to averaged i(s),





meanwhile, the error in k-leg referred to a generic p-leg is defined as:
∆ipk(s) = ip(s)− ik(s) (3.62)
as explained above, an easier and more generic way for summarize current displace-
ment is introducing δk(s) displacement in a similar way as done above for current
displacement.
∆δk(s) = δ(s)− δk(s) (3.63)
meanwhile, the error in k-leg referred to a generic p-leg is defined as:
∆δpk(s) = δp(s)− δk(s) (3.64)
By simply subtracting Kirchoff’s voltage law of the averaged branch (properly
scaled) with the one of a generic k-leg:




similarly considering p-leg and k-leg:
vp(s)− vk(s) = Z(s)(ip(s)− ik(s)) (3.66)
Rewriting each pole voltage in function of the duty cycle and replacing current
error definitions in (3.65) and (3.66):
VDC∆δk(s) = VDC(δ(s)− δk(s)) = Z(s)(∆ik(s)) (3.67)
VDC∆δpk(s) = VDC(δp(s)− δk(s)) = Z(s)(∆ipk(s)) (3.68)
Regardless of what is the reference current, rebalancing current controllers are
necessary in order to compute the differential duty cycles needed for ensuring the
even power share. Furthermore, the unbalance magnitude is totaly independent on
1To no be confused with current ripple
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the load typology. Having considered a resistive load rather than an actual battery
model dose not affect the unbalance transfer function.





















Figure 3.13: Drawing representing both kind of error rebalancing control loops
It must be noticed that regardless of what current error definition has been
chosen, the unbalance transfer function is always defined as VDC/Z(s). Moreover,
each rebalancing controllers could work with any current error, and it does not
depend on loads (even an actual battery model) and main controller loop (regardless
if voltage or current loops). This feature ensures high system flexibility making
possible the live setting of each leg reference current. In Figure 3.13, rebalancing
controllers are depicted by mean of a generic PI controller. In Figure 3.14 the
rebalancing network mask have been drawn.
δk∗
ik
Figure 3.14: Rebalancing network mask
3.2.1 Duty Cycles Computation
Once the averaged duty cycle δ has been computed by the averaged main controller,
it is necessary to attach at it duty cycle errors (∆δk(s) and/or ∆δpk(s)). Since there
are N unknown δk, N relations are necessary for solving the system of equations.
Averaged duty cycle δ provides the first equation (3.71), the remaining N − 1 are






Various rebalancing network topologies can be made. In the following treatment,
four noteworthy cases are exposed.
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Currents Sequential Binding
It is base on the idea that each controlled current is taken as a reference current
by the following rebalancing controller. In Figure 3.15 a visual representation is
provided.
i1 i2 i3 in−1 in
∆i12 ∆i23 ∆in−1n∆i34 ∆in−2n−1
Figure 3.15: Currents sequential binding representation
Starting from the system below:
∆δ12(s) = δ1(s)− δ2(s)
∆δ23(s) = δ2(s)− δ3(s)
...
∆δn−1n(s) = δn−1(s)− δn(s)
(3.72)





















1 −1 0 · · · 0 0
0 1 −1 · · · 0 0
... ... ... . . . ... ...
0 0 0 · · · −1 0
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Current binding to k-th leg
It is base on the idea that each control takes as a reference current the k-th leg
current. Assuming k = 1:
Starting from the system below:
∆δ12(s) = δ1(s)− δ2(s)
∆δ13(s) = δ1(s)− δ3(s)
...
∆δ1n(s) = δ1(s)− δn(s)
(3.75)
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Figure 3.16: Currents binding to the first leg current
Figure 3.16 provides a visual representation of the (3.75) case.





















1 −1 0 · · · 0 0
1 0 −1 · · · 0 0
... ... ... . . . ... ...
1 0 0 · · · −1 0
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Current binding to Average
It is base on the idea that each control takes as a reference current the averaged
branch current (properly scaled). Duty cycles error are expressed in the form ∆δk(s).
In order to not overpass N equations limit, one current should not be bounded with
the average one (in the following, first leg current error has not been included in the
system of equations).
Starting from the system below:
∆δ2(s) = δ(s)− δ2(s) = 1N
∑N
k=1 δk(s)− δ2(s)
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that is equal to:
















k=1 δk(s)− N−1N δn(s)
(3.79)
Figure 3.17 provides a visual representation of the (3.78) case.






Figure 3.17: Currents binding to the averaged branch current
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1 1 1 · · · 1 1
1 −1 0 · · · 0 0
1 0 −1 · · · 0 0
... ... ... . . . ... ...
1 0 0 · · · −1 0












One could completely decouple one current from the others by exclusively assign the
averaged duty cycle δ(s) to a specific leg’s duty cycle δk(s) rather than follow the
averaged approach shown in (3.71).
Considering k = 1-th leg as a reference current, one could state that:
δ(s) = δ1(s) (3.82)
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It must be noticed that there is no needing to change the transfer function
Dpkpk(s). Despite Dk(s) has always been found following an averaged approach,
it can be seen that it coincides with the single-leg transfer function in a balanced
condition.





one could rewrite (3.56) as:




= Z(s)ik(s) + Vo(s) = VDCδk(s) (3.84)
Being leg equations (3.84) perfectly equal in both cases, also the transfer function
Dk(s) remains equal to Dpk(s) regardless to what assumption (3.82) have been done.
Following the current sequential binding approach introduced in part 3.2.1, equa-
tions are slightly different.











1 0 0 · · · 0 0
1 −1 0 · · · 0 0
0 1 −1 · · · 0 0
... ... ... . . . ... ...
0 0 0 · · · −1 0





















1 0 0 · · · 0 0
1 −1 0 · · · 0 0
1 −1 −1 · · · 0 0
... ... ... . . . ... ...
1 −1 −1 · · · −1 0











It worth notice that having introduced assumption (3.82) made the two remaining




















1 0 0 · · · 0 0
1 −1 0 · · · 0 0
1 0 −1 · · · 0 0
... ... ... . . . ... ...
1 0 0 · · · −1 0
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1 0 0 · · · 0 0
1 −1 0 · · · 0 0
1 0 −1 · · · 0 0
... ... ... . . . ... ...
1 0 0 · · · −1 0











Moreover, it worth notice that the system described with (3.87) and (3.88) em-
ploys an involutory matrix.
Furthermore, care must be dedicated to saturate legs’ current error not to over-
come power capability on trying to compensate strong unbalances or a faults. Duty
cycles δk are a linear combination of δ and all the ∆δ. Rebalancing network may be
able to guarantee the total current i even in case of legs disconnection. However, this
may lead to damages and early aging on the active legs. In Chapter 4, sequential
binding on a three-phase power block has been considered.
Current Subgrouping Approach
Especially in three-phase modular applications, it is possible to define multiple cur-
rent subgroups and reference currents on each subgroup as first rebalancing action.
Furthermore, one could introduce a secondary rebalancing action that must be able
to link one another each subgroup. One could divide the N leg’s current into sub-
groups and apply one of the approach mentioned above (even different approach in
different groups). These subgroups are tied together using a secondary rebalancing
action following the same approach shown before. No analytical computations are












Figure 3.18: Subgroups current bounding with different involved approaches
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3.2.2 Rebalancing Action and Ripple-Free Strategy
Rebalancing network could correctly work regardless of what averaged duty cycles
is being provided at its input. Thanks to this ductility, one could feed the rebalanc-
ing network with δ computed by the ripple-free mask rather than the one directly
computed by the averaged main controller.
However, it must be noticed that the ripple-free mask represents a SISO system.
Meanwhile, the rebalancing network represents a Multiple Inputs, Multiple Outputs
(MIMO) system. It is, therefore, necessarily extend ripple-free mask capability when
it comes after the rebalancing network.
A possible solution is to feed (2.26) and (2.27) with V ∗o = δVDC , employing,
therefore, the averaged duty cycles (regardless of how it have been computed) for
the VDC reselection. Each actual duty cycle δk (provided by the rebalancing network)
is used for feeding (2.28) and compute the discrete duty cycles able to guarantee
ripple-free operations in steady-state.
However, having different duty cycles could make harder reaching ripple-free
operations. As explained in section 2.2 any duty cycle displacement respect with
the ideal discrete value is in any case minimized by the interleaving configuration.
In Figures 3.19 and 3.20, two possible configuration able to join both rebalancing











Figure 3.19: Possible joining scheme having rebalancing control network upstream











Figure 3.20: Possible joining scheme having rebalancing control network downstream
the ripple free computation
The rebalancing network explained in this chapter could be used on IAR input
side by computing a similar calculation on the Nb actual Park’s current framework.
3.3 PWM Generation and Current Sampling
As shown in Figure 1.4, the carrier is implemented throughout multiple triangular
waveforms. Utilizing a proper link between sampling time and carrier, one could
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always sample the average current I in each leg. This practice always ensures a
measurement without the error introduced by the ripple ∆I(t).
t00
1









Figure 3.21: Drawing that shows N = 3 shifted carriers (c1, c2, and c3) and the
PWM generated from generic modulating signal δ = 0.5. The current medium
point sampling time is linked with the respective carrier.
As visible in Figures 3.21 and 3.22, sampling each current on the top or bottom
carriers peaks guarantees that the sample and hold (S&H) always hits the average
value I. Since carriers are evenly shifted, newer currents values are acquired every
tsw/N even though each leg’s current is sampled every tsw. In order to take advantage
of the full rate of refresh, it is necessary executing the complete current control with
a frequency of Nfsw. New SiC based power switch solution may employ switching
frequency in the order of about 100kHz. Therefore, as the number of legs increase,
as faster the digital system should be. Solution based on FPGA technology may
provide the most satisfying outcomes. However, thanks to the slow varying feature
of the charging dynamics, one could undersample the current and execute the whole
control process with frequency even lower than fsw. Furthermore, taking advantage
of both carrier’s peaks, it is possible to doubly the rate of update of each leg and on
the whole system.
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Figure 3.22: Drawing that shows N = 3 shifted carriers (c1, c2, and c3) and the
PWM generated from generic modulating signal δ = 2/3. The current medium




Multiple simulations and measurements have been done on the whole area of the
proposed topology. All the assumption carried out in the previous chapter have
been verified numerically. The simulation environment used is MATLAB Simulink.
Experimental tests have been done in Solartronic-Lab at University of Bologna.
With reference to the simulation results, following list have been carried out:
• IAR’s input currents ripple reduction;
• IBC’s output current ripple reduction;
• IBC’s output current ripple cancellation;
• ripple-free strategy total output current ripple cancellation;
• ripple-free transients;
• control equivalent IBC;
• mean value sampling strategy;
• precharge current staircase;
• current rebalancing network.
Concerning experimental measurements, the following tests have been performed:
• averaged main control step response;
• averaged main control robustness;
• current rebalancing network;
• current rebalancing in unbalanced system.
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4.1 IAR Simulation
The simulation performed concerning IAR’s variables has been carried out on the
grid input current ripple measurement. Simulation parameters are listed in Table
4.1.
Table 4.1: IAR simulations parameters
Parameter Symbol Value Unit
Number of legs per base block Nb 3
Number of block per side Ms 3
DC link voltage VDC 700 V
Switching frequency fsw 16 kHz
Reactors inductance L 0.5 mH
Reactors resistance R 20 mΩ
Line to line RMS voltage Vg 400 V
Switching frequency f 50 Hz
The solver parameters used in the simulation are presented in Table 4.2.
Table 4.2: IAR simulations settings
Parameter Value Unit
Simulation time 0.2 s
Simulation type Fixed step
Solver ode4 Runge-Kutta
4.1.1 IAR’s Input Currents Ripple Reduction
Figure 4.2, shows grid current ripple for a standard three-phase active rectifier.
Figure 4.1: Grid current ripple without interleaving conditions
Meanwhile, Figure 4.1, shows grid current ripple due to an interleaved three-
phase active rectifier with three legs per phase. As visible, interleaved topology
leads to relevant ripple reduction.
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Figure 4.2: Grid current ripple in interleaving connections
4.2 IBC Simulations
Multiple simulations involving IBC’s variables have been performed. Most of the
simulations share the parameters listed in Table 4.3.
Table 4.3: IBC simulations parameters
Parameter Symbol Value Unit
Number of legs N 9
DC link voltage VDC 800 V
Switching frequency fsw 16 kHz
Reactors inductance L 0.5 mH
Reactors resistance R 20 mΩ
Resistive load Rl 6 Ω
The solver parameters used in the simulations are presented in Table 4.4.
Table 4.4: IBC simulations settings
Parameter Value Unit
Simulation time 6 s
Simulation type Fixed step
Solver ode3 Bogacki-Shampine
4.2.1 IBC’s Output Current Ripple Reduction
In order to emphasize ripple reduction capability, simulation have been implemented
using δ = 7.5/9 ≈ 0.83 that is one of the worse points shown in Figure 1.30.
Computing ∆ikM by mean of (1.46) the expected ripple maximum is around
6.95A. As visible in Figure 4.3, the simulation confirms this statement. The tri-
angular waveform approximately ranges between 5.5A and 19.5A, having as mean
value 12.5A.
Moreover, Figure 4.4, shows that ripple free conditions have not been reached,
as expected. However,a strong ripple reduction in the i(t) is introduced by mean of
the interleaving topology. Furthermore, i(t) repeates with a frequency N = 9 times
higher than ik(t).
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Figure 4.3: Leg’s currents ik(t) in case of δ = 7.5/9 (outside ripple cancellation
conditions) with purely inductive coupling reactors
Figure 4.4: Total output current i(t) in case of δ = 7.5/9 (outside ripple cancellation
conditions) with purely inductive coupling reactors
4.2.2 IBC’s Output Current Ripple Cancellation
Simulations have been set on one of the ripple cancellation points visible in Figure
1.31. Being N = 9, selecting δ = 8/9 guarantees the total ripple cancellation.
Simulation has been done on a fully inductive model since, as shown before, no
relevant errors are introduced by this assumption.
Computing ∆ikM by mean of (1.46) the expected ripple maximum is of around
4.9A. As visible in Figure 4.5, the simulation confirms this statement. The triangu-
lar waveform approximately ranges between 8A and 18A, having as mean value 13A.
As expected leg’s ripple have been reduced if compared to previous case (subsection
4.2.1).
Moreover, Figure 4.6, shows that ripple free conditions have been reached. Con-
versely to what seen in Figure 4.4 current i(t) has a completely flat profile.
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Figure 4.5: Leg’s currents ik(t) in ripple cancellation conditions with purely inductive
coupling reactors
Figure 4.6: Total output current i(t) ripple cancellation with purely inductive cou-
pling reactors
4.2.3 Equivalent IBC for Control Purposes
In order to verify that the assumptions made in section 3.1 are correct, two simula-
tion results involving the actual IBC and the equivalent IBC have been compared.
In Table 4.5 simulation parameters have been collected.
It can be easily demonstrated that the actual IBC having VDCr = 1000V , driven
at δr = 1/2 feeding a battery having Vbat = 400V and Rl = 5Ω produces an average
current:
I = VDCrδr − Vbat
Rl
= 20A (4.1)
By mean of (3.3) and (3.5) it is possible set parameters for the equivalent IBC.
Setting VDC = 600V , δ becomes:
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Number of legs N 9 9
DC link voltage VDCr, VDC 1000 600 V
Duty cycle δr, δ 12
1
6
Switching frequency fsw 16 16 kHz
Reactors inductance L 1 1 mH
Internal FEM Vbat 400 N/A V
Internal resistance Rl 5 5 Ω
(a) Current i in the actual IBC output
(b) Current i in the equivalent IBC output
Figure 4.7: IBCs output current comparison
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(a) Actual IBC legs’ currents ik
(b) Equivalent IBC legs’ currents ik
Figure 4.8: IBCs legs’ currents comparison




As visible in Figure 4.7a and Figure 4.7b both currents have the same average
value. However, it must be noticed that has deeply changed the IBC’s parameters
from the actual to the equivalent the current ripple in the branches and on the output
currents are considerably different in the two cases. Figure 4.8 shows current ripple
amplitude variation. As mentioned above, this equivalent IBC must be considered
average current invariant only.
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4.3 Ripple-Free Strategy Simulations
Multiple simulation involving IBC’s under a ripple-free strategy have been per-
formed. All the simulation share the parameters listed in Table 4.6.
Table 4.6: Ripple-free strategy simulations parameters
Parameter Symbol Value Unit
Number of legs N 9
Minimum DC link voltage VDCm 600 V
Switching frequency fsw 16 kHz
Reactors inductance L 0.5 mH
Resistive load Rl 6 Ω
The solver parameters used in the simulations are presented in Table 4.7.
Table 4.7: Ripple-free strategy simulations settings
Parameter Value Unit
Simulation time 6.4 and 1.4 s
Simulation type Fixed step
Solver ode3 Bogacki-Shampine
4.3.1 Ripple-Free Strategy Total Output Current Ripple
Cancellation
In this simulation, ideal DC-link has been assumed (no transients when VDC changes)
with the only purpose to test the ripple-free strategy correctness. Equations (2.26)
and (2.27) have been introduced inside the ripple-free mask. The strategy is fed
with a continuous ramp between 200V and 600V .
4.3.2 Ripple-Free Transients
As already shown in Section 2, during transient DC-link needs time for reaching the
new value. At the same time ripple-free strategy keeps on tracking (when possible)
the reference signal V ∗o . In this section, steps and ramps are performed.
Continuous Ramp between 200V and 600V
As explained in Chapter 2, when V ∗o ≥ VDCm IBC enters in a overmodulation area
where the output voltage reference can not be tracked anymore. In order to show
the duty cycle recomputations, according to the VDC actual value, a ramp from Vom
to Vo = VDCm is performed.
Comparing Figure 4.10 with Figure 4.9, it is possible to notice that the VDC
transients introduce variation on the variables. Focusing on Figure 4.10b, it is
possible notice that VDC(t) is able to replicate the diagonal paths visible in 4.9.
However, it must be pointed out that these paths last considerably less than what
ideally expected. This delay passing from a path to the other depends on the V ∗o
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(a) Output voltage Vo evolution
(b) DC link voltage VDC evolution
(c) Duty cycle δ evolution
Figure 4.9: Voltage ramp ripple-free tracking variables evolution with an ideal DC
link
(a) Output voltage Vo evolution
(b) DC link voltage VDC evolution
(c) Duty cycle δ evolution
Figure 4.10: Voltage ramp ripple-free tracking variables evolution
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ramp slope. Longer ramps might give enough time to the DC BUS for resetting
its value and have variable evaluations more similar to what depicted in Figure 4.9.
Focusing on δ(t) (Figure 4.10c) one could notice that steady-state discrete values
are reached without a sudden step as drawn in Figure 4.9c. This delay is due to the
transient necessary for going from the highest VDC value on each piece of path to
VDCM . However, as emphasized before, VDCM is never reached.
Staircase between 200V and 600V
Similarly to what done in Part 4.3.2 the whole span [200; 600]V have been ranged by
mean of a voltage staircase with steps height 100V every 0.1s. However, it should
be pointed that it has not been used an ideal staircase. Indeed, vertical fronts last
10ms. Steps too steep might produce powerful overshoots and saturate both VDC
and δ. As seen before, the whole simulation takes 1.4s. If compared with Figure
4.10, multiple differences on the variables behaviours can be spotted in Figure 4.11.
Every voltage step introduces positive and negative overshoots. Every overshoot is
linked to δ transient with an inversely proportional evolution. Different tuning on
IAR controllers might improve the response of the VDC variation.
(a) Output voltage Vo evolution
(b) DC link voltage VDC evolution
(c) Duty cycle δ evolution
Figure 4.11: Voltage steps ripple-free tracking variables evolution
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4.4 General Control Strategy Simulations
Most of the assumption done in Chapter 3 have been verified trough out simula-
tions. All the simulation have involved the equivalent IBC and have considered three
legs only. All the simulation share the parameters listed in Table 4.6. The solver
Table 4.8: General control strategy simulations parameters
Parameter Symbol Value Unit
Number of legs N 3
DC link voltage VDC 600 V
Switching frequency fsw 20 kHz
Sampling frequency fs 60 kHz
Reactors inductance L 0.3 mH
Reactors resistance R 0 Ω
Filter capacitance C 16 µF
Filter ESR R 0 Ω
Resistive load Rl 4 Ω
parameters used in the simulations are presented in Table 4.9.
Table 4.9: General control strategy simulations settings
Parameter Value Unit
Simulation time 0.1 s
Simulation type Variable step
Solver ode45 Dormand-Prince
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4.4.1 Mean Value Sampling Strategy
As explained in Section 3.3, carrier have been used for sampling the legs’ currents av-
erage value without picking up the current ripple and avoiding further computations
or filtering.
(a) First leg carrier
(b) First leg current evolution
(c) First leg sampled current evolution
Figure 4.12: Sampling strategy on the first leg
As visible in Figure 4.12, linking the sampling time to the upper peak of the
carrier (Figure 4.12a) makes possible sampling the leg’s average current Ik(t) without
incurring in the ripple visible in Figure 4.12b. Moreover, as shown in Fig 3.22, linking
the sampling time to the top peak produces a current sample in the negative slope
of the ik(t) triangular waveform.
Figure 4.13 shows the time evolution of all the legs’ currents in the equivalent
IBC. As mentioned above, despite the sampling (Table 4.8) occurs with a frequency
of 20kHz, the whole rate of refresh is three-time faster.
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Figure 4.13: Real and sampled equivalent IBC legs’ currents evolution in time
4.4.2 Precharge Current Staircase
As shown in Figure 3.11, a current preliminary staircase may be considered. As it
can be seen in Figure 4.14 multiple steps of 10A have been performed for reaching
the final steady-state current value. No oscillating response is noticed.
Figure 4.14: Currents evolution on a precharge staircase
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4.4.3 Current Rebalancing Network
Current rebalancing network introduced in section 3.2 has been implemented in
two forms. The first test has been carried out using the current sequential binding
approach. Meanwhile, the second test employees the decoupled approach involving
the involutory matrix introduced in (3.87) and (3.88). In both cases, one of the legs
has been unbalanced by adding a 1Ω resistor.
Current Sequential Binding
As visible in Figure 4.15, the unbalance happens at t = 1.5ms. The first leg increases
its impedence and as a first effect there is a drop in the current i1(t) (displayed with
blue waveforms in Figure 4.15a). As visible in Figure 4.15c, the total current i(t),
suddenly drop. After 200µs a proper rebalancing effect can be seen. Both controllers
adjust duty cycles of second and third legs trying to nullify the current error among
them. As expected, unbalanced leg increases the duty cycle and it remains constant
around a value higher than the one computed before the fault. After different
evolutions lasting 1.5ms, δ2 and δ3 stabilize to the working point comouted before
the unbalance. It is worth noticing that having defined duty cycles displacements
∆δ using two different reference currents (even thought the transfer function has
not changed) introduces different rebalancing controllers responses.
Furthermore, since δ1 has grown, the ripple in the first leg is not anymore equal
as the one of the remaining legs. Having δ1 moved closer to one of the discrete duty
cycle introduced in Chapter 2, maximum ripple ∆i1M(t) decreased. This ripple
displacement produces an irregular ripple profile in i(t) (Figure 4.15c) after the
clearance of the unbalance. Current ripple i1(t) envelope is completely surrounded
inside i2(t) and i3(t) current envelopes.
Decoupled Approach
Similarly to the previous case, having increased the impedance on the second leg
produces a sudden drop in the current i2(t) (Figure 4.16c). However, since both duty
cycles displacements ∆δ have been bounded to the first leg, the answers produced
by rebalancing controllers are perfectly matching and are overlapping one another
(Figure 4.16a). No relevant differences in the unbalance compensation time have
been introduced with this second approach.
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(a) Legs’ currents ik(t) evolution
(b) Duty cycles δk(t) recomputation
(c) Output current i(t) evolution
Figure 4.15: Currents rebalancing after employing the current sequential binding
approach
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(a) Legs’ currents ik(t) evolution
(b) Duty cycles δk(t) recomputation
(c) Output current i(t) evolution
Figure 4.16: Currents rebalancing after employing decoupled binding to first leg
approach
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4.5 Experimental Measurement
The configuration described in Part 4.2.3 (collected in Table 4.10) have been used
for carrying out experimental measurement. The setup has been implemented in
the University Laboratory. The instruments used for acquiring the findings shown
below are listening in Table 4.11.
Table 4.10: Single module three-phase testing bench parameters
Parameter Symbol Value Unit
Number of legs per side N 3
DC link voltage VDC 90 V
Switching frequency fsw 20 kHz
Sampling frequency fs 60 kHz
A/D resolution M 12 bit
Reactors inductance L 1 mH
Reactors resistance R 900 mΩ
Filter capacitance C 16 µF
Filter ESR RC 900 mΩ
Resistive load Rl 6 Ω
Table 4.11: Devices employed for the experimental measurements
Device Model
Oscilloscope YOKOGAWA DLM2024
Current sensors LEM LA 55-P
DSP Texas Instruments TMDXCNCD28377D
Main voltage source TDK Lambda GEN100-33
IGBT three-phase power module Mitsubishi PS22A79
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4.5.1 Averaged Main Control Step Response
As visible in Figure 4.17, no overshoot and oscillation have been found in the aver-
aged main control step response. The system goes to regime (iout = 10A) in about
7ms. As visible in the zooming (bottom right dashboard in Figure 4.17) the current
average value is the same for all the three legs current ik (pink, yellow and blue
waveforms) even thought duty cycles δ are slightly different one another. Finally
it is possible notice that voltage Vo (green waveform) reaches 60V and no ripple is
present because of the filtering branch presence.
Figure 4.17: Averaged main control step response
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4.5.2 Capacitor Branch Removal Assumption
As visible in Figure 4.18, output voltage Vo (green waveform) ripple diseappear as
soon as the capacitive branch is connected. No effects have been noticed on the legs
current. As expected, steady state behaviour is not affected by the filtering branch
removal eventhoutght it have been considered in the model.
Figure 4.18: Capacitor branch removal effect on output voltage Vo
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4.5.3 Inductance Unbalance Robustness Test
In Figure 4.19, it is possible notice that the inductance variation produces a rip-
ple amplitude variation well visible in the pink waveform envelope change in the
top main dashboard. From (1.47) it is possible notice that having increased the
inductance caused a ripple reduction. Furthermore, it is possible notice that no
variation on the output voltage Vo (green waveform) have been introduced. The
output current average value Iout remains constant.
Figure 4.19: Unbalanced inductance component effect on leg current ripple
93
CHAPTER 4. SIMULATIONS AND MEASUREMENTS
4.5.4 Current Rebalancing in Unbalanced System
As visible in Figure 4.20, currents ik (pink, green and blue waveforms) are strongly
unbalanced. Leg’s current represented with the yellow waveform have been com-
pletely shut down by opening the leg circuit. However, current rebalancing network
(current sequential binding approach), does a proper computation of δk values and
fully compensates the unbalance. Voltage Vo (green waveform) reaches 60V regard-
less on the unbalance magnitude as done in all the other measurements (Figures
4.17, 3.17 and 4.19). As explained above, current rebalancing network, tries to bal-
ance legs’ currents. Moreover, having unbalanced the third (last) leg (N = 3), it also
tends to fully track the total current reference i∗out. This effect it is not always guar-
anteed and depends on the approach used and on what leg have been disconnected.
Figure 4.20: Current unbalance compensation
Overall, experimental measurements have validated the analytical computations
and the simulations outcomes. Multiple assumptions and approaches have been
tested and no relevant error have been observed.
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Conclusion
Overall it has been possible to propose a converter topology able to take advantage of
the designing constraints that the market is expected to demand. The whole topol-
ogy of the back-to-back converter relies on low cost two-level three-phase power
modules. Both converter sides (IAR and IBC) are made out of multiple stacked
highly standardized base block. This topology ensures a high resilience to faults
and maintenance needs. Moreover, thanks to interleaving topology flexibilities, is
possible to ensure a posteriori power expansions following the market trend in dif-
ferent scenarios. Relevant attention must be dedicated to notice that all the power
blocks present an inherent capability to carry bidirectional power flows, ensuring
grid support in terms of power storage and energy quality services.
For what it concerns the technical improvements introduced, substantial ripple
reduction in all the converter’s key areas have been achieved. Front end grid current
ripple have been strongly reduced thanks to the multiple legs dedicated for each
phase. DC link voltage ripple has been reduced, and therefore, capacitors operative
life is expected to increase. Noticeable output current ripple reduction has been
introduced by adequately taking advantage of the IBC topology and the DC BUS
regulation capability of the IAR.
An original methodology denominated ripple-free strategy has been introduced.
It has been studied from a generic point of view, emphasizing all the benefits and
drawbacks that staking a certain number of legs could introduce. General close
form designing formulas have been presented. A nine leg version has been shown
as a proposed DC/DC stage. Multiple simulations on most of the assumptions
and findings have been carried out. Having minimized the output current ripple
promotes a proper battery utilization accordingly to literature recommendations.
A generic control system able to merge together multiple effects has been dis-
cussed. An averaged controller able to guarantee CC charging operations has been
introduced. Multiple assumptions able to provide outcomes on different precision
levels have been deeply displayed. A current rebalancing network able to guarantee
identical module utilization has been presented. Multiple approaches are discussed,
and some of them have been simulated and experimentally tested. Control sig-
nal provided from averaged main controller and current rebalancing network should
work in according to the ripple-free strategy and the voltage oriented control able
to ensure ripple minimization and power factor optimization respectively.
Thought the work, multiple mathematical and software tools had been used. The
system has been characterized and treated using standard and updated methodolo-
gies such as Clarke, Park, Laplace, Steinmetz transformations, and state-space rep-
resentation. Outcomes have been tested employing standard designing software such
as MATLAB Simulink and Code Composer Studio for the digital implementation.
Comprehensively multiple main areas of a converter capable of being inserted in
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the economic scenario of a green shifting society able to introduce and condensate
together technical improvements have been studied. Further study could be done
on extending the findings on a model employing a more significant number of legs.
Rebalancing control strategy applied on the AC input side might provide relevant
outputs. A complete characterization of the rebalance capabilities at any current
unbalance for all the possible approaches could provide valid outcomes. Inverse
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∆δ Duty cycle displacement
∆i Current displacement
∆ik Current ripple
∆ikM Maximum current ripple
∆VDC DC link voltage error
∆Zk Impedance displacement
δ Duty cycle
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bxc Floor function




∝ Direct proportionality symbol
bxe Round function
C DC link capacitance
Cb Charge capacitance
ck Carrier
Ct Electrochemical processes capacitance







f ′sw Equivalent switching frequency
G Transfer function
G′ Output transfer function
I Average current





iM Maximum charging current
iDC IAR output current
iIBC IBC input current
ikp Leg current
inor Norton equivalent current
iout Output current
L Reactors inductance
L′ Equivalent reactors inductance
M A/D resolution
M Total number of block
m Modulating index
mk Modulating signal
Ms Number of block per side
max Maximum value
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R′ Equivalent reactors resistance
RC Capacitor ESR
Rl Resistive load
RP Parallel branch equivalent resistance
RS Series equivalent resistance
Rs Battery series resistance
Rt Electrochemical processes resistance
Rdis Discharge resistance
S Pole




t′sw Equivalent switching period
u Internal voltage
V IAR front end voltage
v Thévenin equivalent voltage






vab Line to line pole voltage
Vbat Open circuit battery voltage
Vbat Open circuit maximum battery voltage
VDCM Maximum DC link voltage
VDCm Minimum DC link voltage
VDCr Actual DC link voltage
VDC DC link voltage
Veq Equivalent IBC voltage
vgp Grid phase voltage
VIBC IBC output voltage
vkp Pole voltage
VoM Maximum output voltage
Vom Minimum output voltage
Vo Output voltage





Z ′ Equivalent leg impedance
ZL Equivalent leg impedance
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